Mirrors/unleashed-firmware
2
0
Fork 0
mirror of https://github.com/DarkFlippers/unleashed-firmware synced 2024-12-29 22:23:06 +00:00
Code Issues Projects Releases Packages Wiki Activity
unleashed-firmware/lib/micro-ecc/asm_arm_mult_square.inc

2312 lines
97 KiB
PHP
Raw Normal View History

[FL-1958] U2F prototype (#879) * U2F implementation prototype * U2F data encryption and store, user confirmation request * remove debug prints * fix notification bug in chrome * split u2f_alloc into u2f_init and u2f_alloc * typo fix, furi-hal-trng -> furi-hal-random * rand/srand redefinition * SubGhz: a little bit of Dante. * u2f_data naming fix Co-authored-by: Aleksandr Kutuzov <alleteam@gmail.com>
2021-12-22 20:04:08 +00:00
/* Copyright 2015, Kenneth MacKay. Licensed under the BSD 2-clause license. */
#ifndef _UECC_ASM_ARM_MULT_SQUARE_H_
#define _UECC_ASM_ARM_MULT_SQUARE_H_
#define FAST_MULT_ASM_5 \
"push {r3} \n\t" \
"add r0, 12 \n\t" \
"add r2, 12 \n\t" \
"ldmia r1!, {r3,r4} \n\t" \
"ldmia r2!, {r6,r7} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adc r10, r10, r14 \n\t" \
"stmia r0!, {r9, r10} \n\t" \
\
"sub r0, 28 \n\t" \
"sub r2, 20 \n\t" \
"ldmia r2!, {r6,r7,r8} \n\t" \
"ldmia r1!, {r5} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r4, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"ldmia r1!, {r4} \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r5, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r4, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"ldr r9, [r0] \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, #0 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r9, #0 \n\t" \
"umull r10, r11, r5, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r3, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"ldr r10, [r0] \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r2!, {r7} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"umull r14, r9, r4, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adc r11, r11, r9 \n\t" \
"stmia r0!, {r10, r11} \n\t" \
"pop {r3} \n\t"
#define FAST_MULT_ASM_5_TO_6 \
"cmp r3, #5 \n\t" \
"beq 1f \n\t" \
\
/* r4 = left high, r5 = right high */ \
"ldr r4, [r1] \n\t" \
"ldr r5, [r2] \n\t" \
\
"sub r0, #20 \n\t" \
"sub r1, #20 \n\t" \
"sub r2, #20 \n\t" \
\
"ldr r6, [r0] \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r4, r8 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r6 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r10, r10, r6 \n\t" \
"adcs r14, r14, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r9, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"str r10, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r14, r14, r6 \n\t" \
"adcs r9, r9, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"str r14, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r9, r9, r6 \n\t" \
"adcs r10, r10, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r14, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r10, r10, r6 \n\t" \
"adcs r14, r14, #0 \n\t" \
/* skip past already-loaded (r4, r5) */ \
"ldr r7, [r1], #8 \n\t" \
"ldr r8, [r2], #8 \n\t" \
"mov r9, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"str r10, [r0], #4 \n\t" \
\
"umull r11, r12, r4, r5 \n\t" \
"adds r11, r11, r14 \n\t" \
"adc r12, r12, r9 \n\t" \
"stmia r0!, {r11, r12} \n\t"
#define FAST_MULT_ASM_6 \
"push {r3} \n\t" \
"add r0, 12 \n\t" \
"add r2, 12 \n\t" \
"ldmia r1!, {r3,r4,r5} \n\t" \
"ldmia r2!, {r6,r7,r8} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r14, r9, r4, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"umull r9, r10, r5, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adc r12, r12, r10 \n\t" \
"stmia r0!, {r11, r12} \n\t" \
\
"sub r0, 36 \n\t" \
"sub r2, 24 \n\t" \
"ldmia r2!, {r6,r7,r8} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r4, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"ldmia r1!, {r4} \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r5, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r4, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"ldr r9, [r0] \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, #0 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"ldmia r1!, {r5} \n\t" \
"mov r9, #0 \n\t" \
"umull r10, r11, r3, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r5, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"ldr r10, [r0] \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r3, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"ldmia r2!, {r7} \n\t" \
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"ldr r12, [r0] \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r2!, {r8} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r3, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r4, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"mov r14, #0 \n\t" \
"umull r9, r10, r4, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r5, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"umull r10, r11, r5, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adc r14, r14, r11 \n\t" \
"stmia r0!, {r12, r14} \n\t" \
"pop {r3} \n\t"
#define FAST_MULT_ASM_6_TO_7 \
"cmp r3, #6 \n\t" \
"beq 1f \n\t" \
\
/* r4 = left high, r5 = right high */ \
"ldr r4, [r1] \n\t" \
"ldr r5, [r2] \n\t" \
\
"sub r0, #24 \n\t" \
"sub r1, #24 \n\t" \
"sub r2, #24 \n\t" \
\
"ldr r6, [r0] \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r4, r8 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r6 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r10, r10, r6 \n\t" \
"adcs r14, r14, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r9, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"str r10, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r14, r14, r6 \n\t" \
"adcs r9, r9, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"str r14, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r9, r9, r6 \n\t" \
"adcs r10, r10, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r14, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r10, r10, r6 \n\t" \
"adcs r14, r14, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r9, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"str r10, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r14, r14, r6 \n\t" \
"adcs r9, r9, #0 \n\t" \
/* skip past already-loaded (r4, r5) */ \
"ldr r7, [r1], #8 \n\t" \
"ldr r8, [r2], #8 \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"str r14, [r0], #4 \n\t" \
\
"umull r11, r12, r4, r5 \n\t" \
"adds r11, r11, r9 \n\t" \
"adc r12, r12, r10 \n\t" \
"stmia r0!, {r11, r12} \n\t"
#define FAST_MULT_ASM_7 \
"push {r3} \n\t" \
"add r0, 24 \n\t" \
"add r2, 24 \n\t" \
"ldmia r1!, {r3} \n\t" \
"ldmia r2!, {r6} \n\t" \
\
"umull r9, r10, r3, r6 \n\t" \
"stmia r0!, {r9, r10} \n\t" \
\
"sub r0, 20 \n\t" \
"sub r2, 16 \n\t" \
"ldmia r2!, {r6, r7, r8} \n\t" \
"ldmia r1!, {r4, r5} \n\t" \
\
"umull r9, r10, r3, r6 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"mov r14, #0 \n\t" \
"umull r9, r12, r3, r7 \n\t" \
"adds r10, r10, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r9, r11, r4, r6 \n\t" \
"adds r10, r10, r9 \n\t" \
"adcs r12, r12, r11 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"mov r9, #0 \n\t" \
"umull r10, r11, r3, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r5, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r11, #0 \n\t" \
"umull r12, r14, r4, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r3, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"ldr r12, [r0] \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r14, r9, r5, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"umull r9, r10, r3, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adc r12, r12, r10 \n\t" \
"stmia r0!, {r11, r12} \n\t" \
\
"sub r0, 44 \n\t" \
"sub r1, 16 \n\t" \
"sub r2, 28 \n\t" \
"ldmia r1!, {r3,r4,r5} \n\t" \
"ldmia r2!, {r6,r7,r8} \n\t" \
\
"umull r9, r10, r3, r6 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"mov r14, #0 \n\t" \
"umull r9, r12, r3, r7 \n\t" \
"adds r10, r10, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r9, r11, r4, r6 \n\t" \
"adds r10, r10, r9 \n\t" \
"adcs r12, r12, r11 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"mov r9, #0 \n\t" \
"umull r10, r11, r3, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r5, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"ldmia r1!, {r4} \n\t" \
"mov r11, #0 \n\t" \
"umull r12, r14, r5, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r3, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"ldr r12, [r0] \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r1!, {r5} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r3, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r4, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r4, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r5, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"ldr r9, [r0] \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, #0 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r9, #0 \n\t" \
"umull r10, r11, r4, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r5, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r3, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"ldr r10, [r0] \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r2!, {r7} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"ldmia r2!, {r8} \n\t" \
"mov r11, #0 \n\t" \
"umull r12, r14, r4, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r3, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"ldr r12, [r0] \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r4, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"mov r14, #0 \n\t" \
"umull r9, r10, r5, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"umull r10, r11, r3, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adc r14, r14, r11 \n\t" \
"stmia r0!, {r12, r14} \n\t" \
"pop {r3} \n\t"
#define FAST_MULT_ASM_7_TO_8 \
"cmp r3, #7 \n\t" \
"beq 1f \n\t" \
\
/* r4 = left high, r5 = right high */ \
"ldr r4, [r1] \n\t" \
"ldr r5, [r2] \n\t" \
\
"sub r0, #28 \n\t" \
"sub r1, #28 \n\t" \
"sub r2, #28 \n\t" \
\
"ldr r6, [r0] \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r4, r8 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r6 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r10, r10, r6 \n\t" \
"adcs r14, r14, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r9, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"str r10, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r14, r14, r6 \n\t" \
"adcs r9, r9, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"str r14, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r9, r9, r6 \n\t" \
"adcs r10, r10, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r14, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r10, r10, r6 \n\t" \
"adcs r14, r14, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r9, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r10, r10, r11 \n\t" \
"adcs r14, r14, r12 \n\t" \
"adc r9, r9, #0 \n\t" \
"str r10, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r14, r14, r6 \n\t" \
"adcs r9, r9, #0 \n\t" \
"ldr r7, [r1], #4 \n\t" \
"ldr r8, [r2], #4 \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"str r14, [r0], #4 \n\t" \
\
"ldr r6, [r0] \n\t" \
"adds r9, r9, r6 \n\t" \
"adcs r10, r10, #0 \n\t" \
/* skip past already-loaded (r4, r5) */ \
"ldr r7, [r1], #8 \n\t" \
"ldr r8, [r2], #8 \n\t" \
"mov r14, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r9, r9, r11 \n\t" \
"adcs r10, r10, r12 \n\t" \
"adc r14, r14, #0 \n\t" \
"str r9, [r0], #4 \n\t" \
\
"umull r11, r12, r4, r5 \n\t" \
"adds r11, r11, r10 \n\t" \
"adc r12, r12, r14 \n\t" \
"stmia r0!, {r11, r12} \n\t"
#define FAST_MULT_ASM_8 \
"push {r3} \n\t" \
"add r0, 24 \n\t" \
"add r2, 24 \n\t" \
"ldmia r1!, {r3,r4} \n\t" \
"ldmia r2!, {r6,r7} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adc r10, r10, r14 \n\t" \
"stmia r0!, {r9, r10} \n\t" \
\
"sub r0, 28 \n\t" \
"sub r2, 20 \n\t" \
"ldmia r2!, {r6,r7,r8} \n\t" \
"ldmia r1!, {r5} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r4, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"ldmia r1!, {r4} \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r5, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r4, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"ldr r9, [r0] \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, #0 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r9, #0 \n\t" \
"umull r10, r11, r5, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r3, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"ldr r10, [r0] \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r2!, {r7} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"umull r14, r9, r4, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adc r11, r11, r9 \n\t" \
"stmia r0!, {r10, r11} \n\t" \
\
"sub r0, 52 \n\t" \
"sub r1, 20 \n\t" \
"sub r2, 32 \n\t" \
"ldmia r1!, {r3,r4,r5} \n\t" \
"ldmia r2!, {r6,r7,r8} \n\t" \
\
"umull r11, r12, r3, r6 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r9, r3, r7 \n\t" \
"adds r12, r12, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r11, r14, r4, r6 \n\t" \
"adds r12, r12, r11 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r12, r14, r3, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r5, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r4, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r5, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"ldmia r1!, {r4} \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r5, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r4, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"ldr r9, [r0] \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, #0 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"ldmia r1!, {r5} \n\t" \
"mov r9, #0 \n\t" \
"umull r10, r11, r3, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r5, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"ldr r10, [r0] \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r4, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r5, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"ldmia r1!, {r4} \n\t" \
"mov r11, #0 \n\t" \
"umull r12, r14, r5, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r3, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"ldr r12, [r0] \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r12, #0 \n\t" \
"umull r14, r9, r5, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r3, r8 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r4, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"ldmia r2!, {r7} \n\t" \
"mov r14, #0 \n\t" \
"umull r9, r10, r5, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r3, r6 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"umull r9, r10, r4, r8 \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r14, r14, #0 \n\t" \
"ldr r9, [r0] \n\t" \
"adds r11, r11, r9 \n\t" \
"adcs r12, r12, #0 \n\t" \
"adc r14, r14, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"ldmia r2!, {r8} \n\t" \
"mov r9, #0 \n\t" \
"umull r10, r11, r5, r8 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r3, r7 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"umull r10, r11, r4, r6 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"ldr r10, [r0] \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r14, r14, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"ldmia r2!, {r6} \n\t" \
"mov r10, #0 \n\t" \
"umull r11, r12, r5, r6 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r8 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r4, r7 \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"ldr r11, [r0] \n\t" \
"adds r14, r14, r11 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r14} \n\t" \
\
"ldmia r2!, {r7} \n\t" \
"mov r11, #0 \n\t" \
"umull r12, r14, r5, r7 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r3, r6 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"umull r12, r14, r4, r8 \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, r14 \n\t" \
"adc r11, r11, #0 \n\t" \
"ldr r12, [r0] \n\t" \
"adds r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r9} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r14, r9, r3, r7 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r14, r9, r4, r6 \n\t" \
"adds r10, r10, r14 \n\t" \
"adcs r11, r11, r9 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r10} \n\t" \
\
"umull r9, r10, r4, r7 \n\t" \
"adds r11, r11, r9 \n\t" \
"adc r12, r12, r10 \n\t" \
"stmia r0!, {r11, r12} \n\t" \
"pop {r3} \n\t"
#define FAST_SQUARE_ASM_5 \
"push {r2} \n\t" \
"ldmia r1!, {r2,r3,r4,r5,r6} \n\t" \
"push {r1} \n\t" \
\
"umull r11, r12, r2, r2 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r9, #0 \n\t" \
"umull r10, r11, r2, r3 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r11, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r8, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r12, r2, r4 \n\t" \
"adds r11, r11, r11 \n\t" \
"adcs r12, r12, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r3 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r5 \n\t" \
"umull r1, r14, r3, r4 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r14 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r2, r6 \n\t" \
"umull r1, r14, r3, r5 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"umull r1, r14, r4, r4 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r3, r6 \n\t" \
"umull r1, r14, r4, r5 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r14 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r8, #0 \n\t" \
"umull r1, r10, r4, r6 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"umull r1, r10, r5, r5 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r1, r10, r5, r6 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"adds r12, r12, r1 \n\t" \
"adcs r8, r8, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"umull r1, r10, r6, r6 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r10 \n\t" \
"stmia r0!, {r8, r11} \n\t" \
"pop {r1, r2} \n\t"
#define FAST_SQUARE_ASM_5_TO_6 \
"cmp r2, #5 \n\t" \
"beq 1f \n\t" \
\
"sub r0, #20 \n\t" \
"sub r1, #20 \n\t" \
\
/* Do off-center multiplication */ \
"ldmia r1!, {r6,r7,r8,r9,r10,r11} \n\t" \
"umull r3, r4, r6, r11 \n\t" \
"umull r6, r5, r7, r11 \n\t" \
"adds r4, r4, r6 \n\t" \
"umull r7, r6, r8, r11 \n\t" \
"adcs r5, r5, r7 \n\t" \
"umull r8, r7, r9, r11 \n\t" \
"adcs r6, r6, r8 \n\t" \
"umull r9, r8, r10, r11 \n\t" \
"adcs r7, r7, r9 \n\t" \
"adcs r8, r8, #0 \n\t" \
\
/* Multiply by 2 */ \
"mov r9, #0 \n\t" \
"adds r3, r3, r3 \n\t" \
"adcs r4, r4, r4 \n\t" \
"adcs r5, r5, r5 \n\t" \
"adcs r6, r6, r6 \n\t" \
"adcs r7, r7, r7 \n\t" \
"adcs r8, r8, r8 \n\t" \
"adcs r9, r9, #0 \n\t" \
\
/* Add into previous */ \
"ldr r14, [r0], #4 \n\t" \
"adds r3, r3, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r4, r4, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r5, r5, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r6, r6, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r7, r7, r14 \n\t" \
"adcs r8, r8, #0 \n\t" \
"adcs r9, r9, #0 \n\t" \
"sub r0, #20 \n\t" \
\
/* Perform center multiplication */ \
"umlal r8, r9, r11, r11 \n\t" \
"stmia r0!, {r3,r4,r5,r6,r7,r8,r9} \n\t"
#define FAST_SQUARE_ASM_6 \
"push {r2} \n\t" \
"ldmia r1!, {r2,r3,r4,r5,r6,r7} \n\t" \
"push {r1} \n\t" \
\
"umull r11, r12, r2, r2 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r9, #0 \n\t" \
"umull r10, r11, r2, r3 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r11, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r8, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r12, r2, r4 \n\t" \
"adds r11, r11, r11 \n\t" \
"adcs r12, r12, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r3 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r5 \n\t" \
"umull r1, r14, r3, r4 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r14 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r2, r6 \n\t" \
"umull r1, r14, r3, r5 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"umull r1, r14, r4, r4 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r7 \n\t" \
"umull r1, r14, r3, r6 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r14 \n\t" \
"adc r12, r12, #0 \n\t" \
"umull r1, r14, r4, r5 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r14 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r3, r7 \n\t" \
"umull r1, r14, r4, r6 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"umull r1, r14, r5, r5 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r9, r9, r14 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r4, r7 \n\t" \
"umull r1, r14, r5, r6 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r14 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r8, #0 \n\t" \
"umull r1, r10, r5, r7 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"umull r1, r10, r6, r6 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r1, r10, r6, r7 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"adds r12, r12, r1 \n\t" \
"adcs r8, r8, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"umull r1, r10, r7, r7 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r10 \n\t" \
"stmia r0!, {r8, r11} \n\t" \
"pop {r1, r2} \n\t"
#define FAST_SQUARE_ASM_6_TO_7 \
"cmp r2, #6 \n\t" \
"beq 1f \n\t" \
\
"sub r0, #24 \n\t" \
"sub r1, #24 \n\t" \
\
/* Do off-center multiplication */ \
"ldmia r1!, {r6,r7,r8,r9,r10,r11,r12} \n\t" \
"umull r3, r4, r6, r12 \n\t" \
"umull r6, r5, r7, r12 \n\t" \
"adds r4, r4, r6 \n\t" \
"umull r7, r6, r8, r12 \n\t" \
"adcs r5, r5, r7 \n\t" \
"umull r8, r7, r9, r12 \n\t" \
"adcs r6, r6, r8 \n\t" \
"umull r9, r8, r10, r12 \n\t" \
"adcs r7, r7, r9 \n\t" \
"umull r10, r9, r11, r12 \n\t" \
"adcs r8, r8, r10 \n\t" \
"adcs r9, r9, #0 \n\t" \
\
/* Multiply by 2 */ \
"mov r10, #0 \n\t" \
"adds r3, r3, r3 \n\t" \
"adcs r4, r4, r4 \n\t" \
"adcs r5, r5, r5 \n\t" \
"adcs r6, r6, r6 \n\t" \
"adcs r7, r7, r7 \n\t" \
"adcs r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adcs r10, r10, #0 \n\t" \
\
/* Add into previous */ \
"ldr r14, [r0], #4 \n\t" \
"adds r3, r3, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r4, r4, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r5, r5, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r6, r6, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r7, r7, r14 \n\t" \
"ldr r14, [r0], #4 \n\t" \
"adcs r8, r8, r14 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adcs r10, r10, #0 \n\t" \
"sub r0, #24 \n\t" \
\
/* Perform center multiplication */ \
"umlal r9, r10, r12, r12 \n\t" \
"stmia r0!, {r3,r4,r5,r6,r7,r8,r9,r10} \n\t"
#define FAST_SQUARE_ASM_7 \
"push {r2} \n\t" \
"ldmia r1!, {r2, r3, r4, r5, r6, r7, r8} \n\t" \
"push {r1} \n\t" \
"sub r1, 4 \n\t" \
\
"add r0, 24 \n\t" \
"umull r9, r10, r2, r8 \n\t" \
"stmia r0!, {r9, r10} \n\t" \
"sub r0, 32 \n\t" \
\
"umull r11, r12, r2, r2 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r9, #0 \n\t" \
"umull r10, r11, r2, r3 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r11, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r8, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r12, r2, r4 \n\t" \
"adds r11, r11, r11 \n\t" \
"adcs r12, r12, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r3 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r5 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r3, r4 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r2, r6 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r3, r5 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r4, r4 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r7 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r3, r6 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r4, r5 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"ldmia r1!, {r2} \n\t" \
"mov r10, #0 \n\t" \
"umull r8, r9, r3, r7 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r4, r6 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r8, r8, r14 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r5, r5 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r3, r2 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r4, r7 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r5, r6 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r8, r8, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r4, r2 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r5, r7 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r6, r6 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r5, r2 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r6, r7 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r8, #0 \n\t" \
"umull r1, r10, r6, r2 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"umull r1, r10, r7, r7 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r1, r10, r7, r2 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"adds r12, r12, r1 \n\t" \
"adcs r8, r8, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"umull r1, r10, r2, r2 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r10 \n\t" \
"stmia r0!, {r8, r11} \n\t" \
"pop {r1, r2} \n\t"
#define FAST_SQUARE_ASM_7_TO_8 \
"cmp r2, #7 \n\t" \
"beq 1f \n\t" \
\
"sub r0, #28 \n\t" \
"sub r1, #28 \n\t" \
\
/* Do off-center multiplication */ \
"ldmia r1!, {r6,r7,r8,r9,r10,r11,r12,r14} \n\t" \
"umull r3, r4, r6, r14 \n\t" \
"umull r6, r5, r7, r14 \n\t" \
"adds r4, r4, r6 \n\t" \
"umull r7, r6, r8, r14 \n\t" \
"adcs r5, r5, r7 \n\t" \
"umull r8, r7, r9, r14 \n\t" \
"adcs r6, r6, r8 \n\t" \
"umull r9, r8, r10, r14 \n\t" \
"adcs r7, r7, r9 \n\t" \
"umull r10, r9, r11, r14 \n\t" \
"adcs r8, r8, r10 \n\t" \
"umull r11, r10, r12, r14 \n\t" \
"adcs r9, r9, r11 \n\t" \
"adcs r10, r10, #0 \n\t" \
\
/* Multiply by 2 */ \
"mov r11, #0 \n\t" \
"adds r3, r3, r3 \n\t" \
"adcs r4, r4, r4 \n\t" \
"adcs r5, r5, r5 \n\t" \
"adcs r6, r6, r6 \n\t" \
"adcs r7, r7, r7 \n\t" \
"adcs r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adcs r11, r11, #0 \n\t" \
\
/* Add into previous */ \
"ldr r12, [r0], #4 \n\t" \
"adds r3, r3, r12 \n\t" \
"ldr r12, [r0], #4 \n\t" \
"adcs r4, r4, r12 \n\t" \
"ldr r12, [r0], #4 \n\t" \
"adcs r5, r5, r12 \n\t" \
"ldr r12, [r0], #4 \n\t" \
"adcs r6, r6, r12 \n\t" \
"ldr r12, [r0], #4 \n\t" \
"adcs r7, r7, r12 \n\t" \
"ldr r12, [r0], #4 \n\t" \
"adcs r8, r8, r12 \n\t" \
"ldr r12, [r0], #4 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adcs r10, r10, #0 \n\t" \
"adcs r11, r11, #0 \n\t" \
"sub r0, #28 \n\t" \
\
/* Perform center multiplication */ \
"umlal r10, r11, r14, r14 \n\t" \
"stmia r0!, {r3,r4,r5,r6,r7,r8,r9,r10,r11} \n\t"
#define FAST_SQUARE_ASM_8 \
"push {r2} \n\t" \
"ldmia r1!, {r2,r3,r4,r5,r6,r7,r8,r9} \n\t" \
"push {r1} \n\t" \
"sub r1, 8 \n\t" \
\
"add r0, 24 \n\t" \
"umull r10, r11, r2, r8 \n\t" \
"umull r12, r14, r2, r9 \n\t" \
"umull r8, r9, r3, r9 \n\t" \
"adds r11, r11, r12 \n\t" \
"adcs r12, r14, r8 \n\t" \
"adcs r14, r9, #0 \n\t" \
"stmia r0!, {r10, r11, r12, r14} \n\t" \
"sub r0, 40 \n\t" \
\
"umull r11, r12, r2, r2 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r9, #0 \n\t" \
"umull r10, r11, r2, r3 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r11, #0 \n\t" \
"adc r9, r9, #0 \n\t" \
"adds r12, r12, r10 \n\t" \
"adcs r8, r8, r11 \n\t" \
"adc r9, r9, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r11, r12, r2, r4 \n\t" \
"adds r11, r11, r11 \n\t" \
"adcs r12, r12, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"umull r11, r12, r3, r3 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r5 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r3, r4 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r2, r6 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r3, r5 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r4, r4 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r2, r7 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r3, r6 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r4, r5 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"ldmia r1!, {r2} \n\t" \
"mov r10, #0 \n\t" \
"umull r8, r9, r3, r7 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r4, r6 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r8, r8, r14 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r5, r5 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r3, r2 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r4, r7 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r5, r6 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r8, r8, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"ldmia r1!, {r3} \n\t" \
"mov r10, #0 \n\t" \
"umull r8, r9, r4, r2 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r5, r7 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r8, r8, r14 \n\t" \
"adcs r9, r9, #0 \n\t" \
"adc r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r6, r6 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r4, r3 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r5, r2 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r6, r7 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"ldr r14, [r0] \n\t" \
"adds r8, r8, r14 \n\t" \
"adcs r11, r11, #0 \n\t" \
"adc r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r10, #0 \n\t" \
"umull r8, r9, r5, r3 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r6, r2 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r9, r9, r9 \n\t" \
"adc r10, r10, r10 \n\t" \
"mov r14, r9 \n\t" \
"umlal r8, r9, r7, r7 \n\t" \
"cmp r14, r9 \n\t" \
"it hi \n\t" \
"adchi r10, r10, #0 \n\t" \
"adds r8, r8, r11 \n\t" \
"adcs r9, r9, r12 \n\t" \
"adc r10, r10, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r12, #0 \n\t" \
"umull r8, r11, r6, r3 \n\t" \
"mov r14, r11 \n\t" \
"umlal r8, r11, r7, r2 \n\t" \
"cmp r14, r11 \n\t" \
"it hi \n\t" \
"adchi r12, r12, #0 \n\t" \
"adds r8, r8, r8 \n\t" \
"adcs r11, r11, r11 \n\t" \
"adc r12, r12, r12 \n\t" \
"adds r8, r8, r9 \n\t" \
"adcs r11, r11, r10 \n\t" \
"adc r12, r12, #0 \n\t" \
"stmia r0!, {r8} \n\t" \
\
"mov r8, #0 \n\t" \
"umull r1, r10, r7, r3 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"umull r1, r10, r2, r2 \n\t" \
"adds r11, r11, r1 \n\t" \
"adcs r12, r12, r10 \n\t" \
"adc r8, r8, #0 \n\t" \
"stmia r0!, {r11} \n\t" \
\
"mov r11, #0 \n\t" \
"umull r1, r10, r2, r3 \n\t" \
"adds r1, r1, r1 \n\t" \
"adcs r10, r10, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"adds r12, r12, r1 \n\t" \
"adcs r8, r8, r10 \n\t" \
"adc r11, r11, #0 \n\t" \
"stmia r0!, {r12} \n\t" \
\
"umull r1, r10, r3, r3 \n\t" \
"adds r8, r8, r1 \n\t" \
"adcs r11, r11, r10 \n\t" \
"stmia r0!, {r8, r11} \n\t" \
"pop {r1, r2} \n\t"
#endif /* _UECC_ASM_ARM_MULT_SQUARE_H_ */
Reference in a new issue Copy permalink