mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 18:28:55 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
58 lines
1.7 KiB
C
58 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2013 Boundary Devices Inc.
|
|
*/
|
|
#ifndef __ASM_ARCH_MX6DLS_DDR_H__
|
|
#define __ASM_ARCH_MX6DLS_DDR_H__
|
|
|
|
#ifndef CONFIG_MX6DL
|
|
#ifndef CONFIG_MX6S
|
|
#error "wrong CPU"
|
|
#endif
|
|
#endif
|
|
|
|
#define MX6_IOM_DRAM_DQM0 0x020e0470
|
|
#define MX6_IOM_DRAM_DQM1 0x020e0474
|
|
#define MX6_IOM_DRAM_DQM2 0x020e0478
|
|
#define MX6_IOM_DRAM_DQM3 0x020e047c
|
|
#define MX6_IOM_DRAM_DQM4 0x020e0480
|
|
#define MX6_IOM_DRAM_DQM5 0x020e0484
|
|
#define MX6_IOM_DRAM_DQM6 0x020e0488
|
|
#define MX6_IOM_DRAM_DQM7 0x020e048c
|
|
|
|
#define MX6_IOM_DRAM_CAS 0x020e0464
|
|
#define MX6_IOM_DRAM_RAS 0x020e0490
|
|
#define MX6_IOM_DRAM_RESET 0x020e0494
|
|
#define MX6_IOM_DRAM_SDCLK_0 0x020e04ac
|
|
#define MX6_IOM_DRAM_SDCLK_1 0x020e04b0
|
|
#define MX6_IOM_DRAM_SDBA2 0x020e04a0
|
|
#define MX6_IOM_DRAM_SDCKE0 0x020e04a4
|
|
#define MX6_IOM_DRAM_SDCKE1 0x020e04a8
|
|
#define MX6_IOM_DRAM_SDODT0 0x020e04b4
|
|
#define MX6_IOM_DRAM_SDODT1 0x020e04b8
|
|
|
|
#define MX6_IOM_DRAM_SDQS0 0x020e04bc
|
|
#define MX6_IOM_DRAM_SDQS1 0x020e04c0
|
|
#define MX6_IOM_DRAM_SDQS2 0x020e04c4
|
|
#define MX6_IOM_DRAM_SDQS3 0x020e04c8
|
|
#define MX6_IOM_DRAM_SDQS4 0x020e04cc
|
|
#define MX6_IOM_DRAM_SDQS5 0x020e04d0
|
|
#define MX6_IOM_DRAM_SDQS6 0x020e04d4
|
|
#define MX6_IOM_DRAM_SDQS7 0x020e04d8
|
|
|
|
#define MX6_IOM_GRP_B0DS 0x020e0764
|
|
#define MX6_IOM_GRP_B1DS 0x020e0770
|
|
#define MX6_IOM_GRP_B2DS 0x020e0778
|
|
#define MX6_IOM_GRP_B3DS 0x020e077c
|
|
#define MX6_IOM_GRP_B4DS 0x020e0780
|
|
#define MX6_IOM_GRP_B5DS 0x020e0784
|
|
#define MX6_IOM_GRP_B6DS 0x020e078c
|
|
#define MX6_IOM_GRP_B7DS 0x020e0748
|
|
#define MX6_IOM_GRP_ADDDS 0x020e074c
|
|
#define MX6_IOM_DDRMODE_CTL 0x020e0750
|
|
#define MX6_IOM_GRP_DDRPKE 0x020e0754
|
|
#define MX6_IOM_GRP_DDRMODE 0x020e0760
|
|
#define MX6_IOM_GRP_CTLDS 0x020e076c
|
|
#define MX6_IOM_GRP_DDR_TYPE 0x020e0774
|
|
|
|
#endif /*__ASM_ARCH_MX6S_DDR_H__ */
|