mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
fe7d654d04
Migrate the BR/OR settings to Kconfig. These must be known at compile time, so cannot be configured via DT. Configuration of this crucial variable should still be somewhat comfortable. Hence, make its fields configurable in Kconfig, and assemble the final value from these. Signed-off-by: Mario Six <mario.six@gdsys.cc>
152 lines
4.1 KiB
Text
152 lines
4.1 KiB
Text
CONFIG_PPC=y
|
|
CONFIG_SYS_TEXT_BASE=0xF0000000
|
|
CONFIG_SYS_CLK_FREQ=66000000
|
|
CONFIG_MPC83xx=y
|
|
CONFIG_HIGH_BATS=y
|
|
CONFIG_TARGET_KMSUPX5=y
|
|
CONFIG_CORE_PLL_RATIO_25_1=y
|
|
CONFIG_QUICC_MULT_FACTOR_3=y
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
CONFIG_BAT0=y
|
|
CONFIG_BAT0_NAME="SDRAM"
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
CONFIG_BAT0_ICACHE_INHIBITED=y
|
|
CONFIG_BAT0_ICACHE_GUARDED=y
|
|
CONFIG_BAT0_DCACHE_INHIBITED=y
|
|
CONFIG_BAT0_DCACHE_GUARDED=y
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT1=y
|
|
CONFIG_BAT1_NAME="IMMR"
|
|
CONFIG_BAT1_BASE=0xE0000000
|
|
CONFIG_BAT1_LENGTH_4_MBYTES=y
|
|
CONFIG_BAT1_ACCESS_RW=y
|
|
CONFIG_BAT1_ICACHE_INHIBITED=y
|
|
CONFIG_BAT1_ICACHE_GUARDED=y
|
|
CONFIG_BAT1_DCACHE_INHIBITED=y
|
|
CONFIG_BAT1_DCACHE_GUARDED=y
|
|
CONFIG_BAT1_USER_MODE_VALID=y
|
|
CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT2=y
|
|
CONFIG_BAT2_NAME="KMBEC_FPGA"
|
|
CONFIG_BAT2_BASE=0xE8000000
|
|
CONFIG_BAT2_LENGTH_128_MBYTES=y
|
|
CONFIG_BAT2_ACCESS_RW=y
|
|
CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT2_DCACHE_INHIBITED=y
|
|
CONFIG_BAT2_DCACHE_GUARDED=y
|
|
CONFIG_BAT2_USER_MODE_VALID=y
|
|
CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT3=y
|
|
CONFIG_BAT3_NAME="FLASH"
|
|
CONFIG_BAT3_BASE=0xF0000000
|
|
CONFIG_BAT3_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT3_ACCESS_RW=y
|
|
CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT3_DCACHE_INHIBITED=y
|
|
CONFIG_BAT3_DCACHE_GUARDED=y
|
|
CONFIG_BAT3_USER_MODE_VALID=y
|
|
CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT4=y
|
|
CONFIG_BAT4_NAME="STACK_IN_DCACHE"
|
|
CONFIG_BAT4_BASE=0xE6000000
|
|
CONFIG_BAT4_ACCESS_RW=y
|
|
CONFIG_BAT4_USER_MODE_VALID=y
|
|
CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_BAT5=y
|
|
CONFIG_BAT5_NAME="APP1"
|
|
CONFIG_BAT5_BASE=0xA0000000
|
|
CONFIG_BAT5_LENGTH_256_MBYTES=y
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
|
|
CONFIG_BAT5_DCACHE_INHIBITED=y
|
|
CONFIG_BAT5_DCACHE_GUARDED=y
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
|
CONFIG_LBLAW0=y
|
|
CONFIG_LBLAW0_BASE=0xF0000000
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
CONFIG_LBLAW0_LENGTH_256_MBYTES=y
|
|
CONFIG_LBLAW1=y
|
|
CONFIG_LBLAW1_BASE=0xE8000000
|
|
CONFIG_LBLAW1_NAME="KMBEC_FPGA"
|
|
CONFIG_LBLAW1_LENGTH_128_MBYTES=y
|
|
CONFIG_LBLAW2=y
|
|
CONFIG_LBLAW2_BASE=0xA0000000
|
|
CONFIG_LBLAW2_NAME="APP1"
|
|
CONFIG_LBLAW2_LENGTH_256_MBYTES=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_VERSION_VARIABLE=y
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
|
CONFIG_LAST_STAGE_INIT=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_AUTOBOOT_KEYED=y
|
|
CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
|
|
CONFIG_AUTOBOOT_STOP_STR=" "
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_ASKENV=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_CMD_EEPROM=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_JFFS2=y
|
|
CONFIG_CMD_MTDPARTS=y
|
|
CONFIG_MTDIDS_DEFAULT="nor0=boot"
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);"
|
|
CONFIG_CMD_UBI=y
|
|
# CONFIG_CMD_UBIFS is not set
|
|
CONFIG_BOOTCOUNT_LIMIT=y
|
|
CONFIG_BOOTCOUNT_BOOTLIMIT=3
|
|
CONFIG_SYS_BOOTCOUNT_ADDR=0xE0113FF8
|
|
# CONFIG_MMC is not set
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_MTD_DEVICE=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_FLASH_CFI_MTD=y
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
# CONFIG_PCI is not set
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_OF_LIBFDT=y
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
CONFIG_BR0_OR0_BASE=0xF0000000
|
|
CONFIG_BR0_MACHINE_GPCM=y
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
CONFIG_OR0_AM_256_MBYTES=y
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
CONFIG_OR0_EAD_EXTRA=y
|
|
CONFIG_OR0_SCY_5=y
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
|
|
CONFIG_BR1_OR1_BASE=0xE8000000
|
|
CONFIG_BR1_MACHINE_GPCM=y
|
|
CONFIG_BR1_PORTSIZE_8BIT=y
|
|
CONFIG_OR1_AM_128_MBYTES=y
|
|
CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
|
|
CONFIG_OR1_CSNT_EARLIER=y
|
|
CONFIG_OR1_EAD_EXTRA=y
|
|
CONFIG_OR1_SCY_2=y
|
|
CONFIG_OR1_TRLX_RELAXED=y
|
|
CONFIG_ELBC_BR2_OR2=y
|
|
CONFIG_BR2_OR2_NAME="APP1"
|
|
CONFIG_BR2_OR2_BASE=0xA0000000
|
|
CONFIG_BR2_MACHINE_GPCM=y
|
|
CONFIG_BR2_PORTSIZE_8BIT=y
|
|
CONFIG_OR2_AM_256_MBYTES=y
|
|
CONFIG_OR2_ACS_QUARTER_CYCLE_EARLIER=y
|
|
CONFIG_OR2_CSNT_EARLIER=y
|
|
CONFIG_OR2_EAD_EXTRA=y
|
|
CONFIG_OR2_SCY_2=y
|
|
CONFIG_OR2_TRLX_RELAXED=y
|
|
CONFIG_OR2_EHTR_4_CYCLE=y
|