mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 13:14:27 +00:00
fe6293a809
Add support for configuring the CLK_25M pin as well as the RGMII I/O voltage by the device tree. By default the AT803x PHYs outputs the 25MHz clock of the XTAL input. But this output can also be changed by software to other frequencies. This commit introduces a generic way to configure this output. Also the PHY supports different RGMII I/O voltages: 1.5V, 1.8V and 2.5V. An internal LDO is able to provide 1.5V (default) and 1.8V. The 2.5V option needs an external supply voltage. This commit adds support to switch the internal LDO to 1.8V. Signed-off-by: Michael Walle <michael@walle.cc> Acked-by: Joe Hershberger <joe.hershberger@ni.com>
35 lines
1,003 B
Text
35 lines
1,003 B
Text
* Qualcomm Atheros PHY Device Tree binding
|
|
|
|
Required properties:
|
|
- reg: PHY address
|
|
|
|
Optional properties:
|
|
- qca,clk-out-frequency: Clock frequency of the CLK_25M pin in Hz.
|
|
Either 25000000, 50000000, 62500000 or 125000000.
|
|
- qca,clk-out-strength: Clock output buffer driver strength.
|
|
Supported values are defined in dt-bindings/net/qca-ar803x.h
|
|
- qca,keep-pll-enabled: Keep the PLL running if no link is present.
|
|
Don't go into hibernation mode.
|
|
Only supported on the AR8031/AR8033.
|
|
- vddio-supply: RGMII I/O voltage regulator
|
|
Only supported on the AR8031/AR8033.
|
|
|
|
Optional subnodes:
|
|
- vddio-regulator: Initial data for the VDDIO regulator, as covered
|
|
doc/device-tree-bindings/regulator/regulator.txt
|
|
|
|
Example:
|
|
#include <dt-bindings/net/qca-ar803x.h>
|
|
|
|
ethernet-phy@0 {
|
|
reg = <0>;
|
|
qca-clk-out-frequency = <125000000>;
|
|
qca,keep-pll-enabled;
|
|
|
|
vddio-supply = <&vddio>;
|
|
|
|
vddio: vddio-regulator {
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
};
|