mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
d7e1f02efc
The peach boards have their SDRAM start address at 0x20000000 instead of 0x40000000 which seems common for all other exynos5 based boards. This means the layout set in exynos5-common.h causes the kernel be loaded more then 128MB (at 0x42000000) away from memory start which breaks booting kernels with CONFIG_AUTO_ZRELADDR Define a custom MEM_LAYOUT_ENV_SETTINGS for both peach boards which uses the same offsets from start of memory as the common exynos5 settings. This fixes booting via bootz and PXE Signed-off-by: Sjoerd Simons <sjoerd.simons@collabora.co.uk> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
62 lines
1.5 KiB
C
62 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2013 Samsung Electronics
|
|
*
|
|
* Configuration settings for the SAMSUNG/GOOGLE PEACH-PIT board.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_PEACH_PIT_H
|
|
#define __CONFIG_PEACH_PIT_H
|
|
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
#define CONFIG_SPI_FLASH
|
|
#define CONFIG_ENV_SPI_BASE 0x12D30000
|
|
#define FLASH_SIZE (0x4 << 20)
|
|
#define CONFIG_ENV_OFFSET (FLASH_SIZE - CONFIG_BL2_SIZE)
|
|
#define CONFIG_SPI_BOOTING
|
|
|
|
#define MEM_LAYOUT_ENV_SETTINGS \
|
|
"bootm_size=0x10000000\0" \
|
|
"kernel_addr_r=0x22000000\0" \
|
|
"fdt_addr_r=0x23000000\0" \
|
|
"ramdisk_addr_r=0x23300000\0" \
|
|
"scriptaddr=0x30000000\0" \
|
|
"pxefile_addr_r=0x31000000\0"
|
|
|
|
#include <configs/exynos5420-common.h>
|
|
#include <configs/exynos5-dt-common.h>
|
|
|
|
#define CONFIG_BOARD_COMMON
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x20000000
|
|
#define CONFIG_SYS_TEXT_BASE 0x23E00000
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_IRAM_TOP - 0x800)
|
|
|
|
/* select serial console configuration */
|
|
#define CONFIG_SERIAL3 /* use SERIAL 3 */
|
|
#define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0"
|
|
|
|
#define CONFIG_SYS_PROMPT "Peach-Pit # "
|
|
#define CONFIG_IDENT_STRING " for Peach-Pit"
|
|
|
|
#define CONFIG_VIDEO_PARADE
|
|
|
|
/* Display */
|
|
#define CONFIG_LCD
|
|
#ifdef CONFIG_LCD
|
|
#define CONFIG_EXYNOS_FB
|
|
#define CONFIG_EXYNOS_DP
|
|
#define LCD_BPP LCD_COLOR16
|
|
#endif
|
|
|
|
#define CONFIG_POWER_TPS65090_EC
|
|
|
|
#define CONFIG_USB_XHCI
|
|
#define CONFIG_USB_XHCI_EXYNOS
|
|
|
|
/* DRAM Memory Banks */
|
|
#define CONFIG_NR_DRAM_BANKS 4
|
|
#define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
|
|
|
|
#endif /* __CONFIG_PEACH_PIT_H */
|