.. |
doc
|
armv8: fsl-layerscape: Add NXP LS2088A SoC support
|
2016-11-22 11:37:54 -08:00 |
cpu.c
|
armv8: ls2080a: Drop macro CONFIG_LS2080A
|
2017-04-17 09:03:30 -07:00 |
cpu.h
|
armv8/fsl-lsch3: Update code to release secondary cores
|
2016-11-22 11:38:48 -08:00 |
fdt.c
|
armv8/fsl-layerscape: fdt: Skip checking USB clock on LS1012A
|
2017-03-28 10:13:46 -07:00 |
fsl_lsch2_serdes.c
|
armv8/fsl_lsch2: Add chip power supply voltage setup
|
2017-01-18 09:29:08 -08:00 |
fsl_lsch2_speed.c
|
arch: arm: update the IFC IP input clock
|
2017-02-03 14:31:19 -08:00 |
fsl_lsch3_serdes.c
|
armv8:fsl-layerscape: Avoid RCWSR28 register hard-coding
|
2017-03-28 09:09:22 -07:00 |
fsl_lsch3_speed.c
|
arch: arm: update the IFC IP input clock
|
2017-02-03 14:31:19 -08:00 |
Kconfig
|
arm64/ls1046a: Enable ERRATUM_A008850 for ls1046a SoC
|
2017-04-17 09:03:30 -07:00 |
lowlevel.S
|
armv8: ls2080a: Drop macro CONFIG_LS2080A
|
2017-04-17 09:03:30 -07:00 |
ls1012a_serdes.c
|
armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC
|
2016-06-03 14:12:50 -07:00 |
ls1043a_psci.S
|
ARMv8: LS1043A: Enable LS1043A default PSCI support
|
2016-12-15 11:57:56 -08:00 |
ls1043a_serdes.c
|
armv8/ls1043ardb: Add LS1043ARDB board support
|
2015-10-29 10:34:01 -07:00 |
ls1046a_serdes.c
|
armv8: fsl_lsch2: Add LS1046A SoC support
|
2016-07-26 09:02:23 -07:00 |
ls2080a_serdes.c
|
armv8: ls2080a: Add serdes1 protocol 0x3b support
|
2016-12-05 08:31:45 -08:00 |
Makefile
|
armv8: ls1043a: Drop macro CONFIG_LS1043A
|
2017-04-17 09:03:30 -07:00 |
mp.c
|
armv8: fsl-layerscape: SMP support for loading 32-bit OS
|
2016-11-22 11:40:24 -08:00 |
ppa.c
|
armv8: fsl-layerscape: SECURE BOOT: Add header address of PPA in kconfig
|
2017-04-17 09:03:30 -07:00 |
soc.c
|
armv8: fsl-lsch3: Conditionally apply workaround for erratum a0009203
|
2017-03-28 09:17:07 -07:00 |
spl.c
|
armv8: ls2080a: Drop macro CONFIG_LS2080A
|
2017-04-17 09:03:30 -07:00 |