mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-08 14:14:32 +00:00
864c3dbc0a
When using bootefi to boot a EFI binary, u-boot is supposed to provide networking service for EFI application. Currently, 'pfe stop' command is called from bootcmd before running bootefi. As a result network stops working for EFI applications and console is flooded with "Rx pkt not on expected port" messages. Implement board_quiesce_devices() for ls1012a boards and call pfe_command_stop() from it instead of calling 'pfe stop' from *_bootcmd and bootcmd. Tested-by: Anji Jagarlmudi <anji.jagarlmudi@nxp.com> Signed-off-by: Mian Yousaf Kaukab <ykaukab@suse.de> Reviewed-by: Ramon Fried <rfried.dev@gmail.com> [Fixed checkpatch space error] Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
203 lines
3.6 KiB
C
203 lines
3.6 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2017-2018 NXP
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <fdt_support.h>
|
|
#include <i2c.h>
|
|
#include <asm/cache.h>
|
|
#include <init.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/fsl_serdes.h>
|
|
#ifdef CONFIG_FSL_LS_PPA
|
|
#include <asm/arch/ppa.h>
|
|
#endif
|
|
#include <asm/arch/mmu.h>
|
|
#include <asm/arch/soc.h>
|
|
#include <fsl_esdhc.h>
|
|
#include <hwconfig.h>
|
|
#include <env_internal.h>
|
|
#include <fsl_mmdc.h>
|
|
#include <netdev.h>
|
|
#include <fsl_sec.h>
|
|
#include <net/pfe_eth/pfe/pfe_hw.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
static inline int get_board_version(void)
|
|
{
|
|
uint32_t val;
|
|
#ifdef CONFIG_TARGET_LS1012AFRDM
|
|
val = 0;
|
|
#else
|
|
struct ccsr_gpio *pgpio = (void *)(GPIO2_BASE_ADDR);
|
|
|
|
val = in_be32(&pgpio->gpdat) & BOARD_REV_MASK;/*Get GPIO2 11,12,14*/
|
|
|
|
#endif
|
|
return val;
|
|
}
|
|
|
|
int checkboard(void)
|
|
{
|
|
#ifdef CONFIG_TARGET_LS1012AFRDM
|
|
puts("Board: LS1012AFRDM ");
|
|
#else
|
|
int rev;
|
|
|
|
rev = get_board_version();
|
|
|
|
puts("Board: FRWY-LS1012A ");
|
|
|
|
puts("Version");
|
|
|
|
switch (rev) {
|
|
case BOARD_REV_A_B:
|
|
puts(": RevA/B ");
|
|
break;
|
|
case BOARD_REV_C:
|
|
puts(": RevC ");
|
|
break;
|
|
default:
|
|
puts(": unknown");
|
|
break;
|
|
}
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_TARGET_LS1012AFRWY
|
|
int esdhc_status_fixup(void *blob, const char *compat)
|
|
{
|
|
char esdhc0_path[] = "/soc/esdhc@1560000";
|
|
char esdhc1_path[] = "/soc/esdhc@1580000";
|
|
|
|
do_fixup_by_path(blob, esdhc0_path, "status", "okay",
|
|
sizeof("okay"), 1);
|
|
|
|
do_fixup_by_path(blob, esdhc1_path, "status", "disabled",
|
|
sizeof("disabled"), 1);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_TFABOOT
|
|
int dram_init(void)
|
|
{
|
|
#ifdef CONFIG_TARGET_LS1012AFRWY
|
|
int board_rev;
|
|
#endif
|
|
|
|
gd->ram_size = tfa_get_dram_size();
|
|
|
|
if (!gd->ram_size) {
|
|
#ifdef CONFIG_TARGET_LS1012AFRWY
|
|
board_rev = get_board_version();
|
|
|
|
if (board_rev & BOARD_REV_C)
|
|
gd->ram_size = SYS_SDRAM_SIZE_1024;
|
|
else
|
|
gd->ram_size = SYS_SDRAM_SIZE_512;
|
|
#else
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
|
#endif
|
|
}
|
|
return 0;
|
|
}
|
|
#else
|
|
int dram_init(void)
|
|
{
|
|
#ifdef CONFIG_TARGET_LS1012AFRWY
|
|
int board_rev;
|
|
#endif
|
|
struct fsl_mmdc_info mparam = {
|
|
0x04180000, /* mdctl */
|
|
0x00030035, /* mdpdc */
|
|
0x12554000, /* mdotc */
|
|
0xbabf7954, /* mdcfg0 */
|
|
0xdb328f64, /* mdcfg1 */
|
|
0x01ff00db, /* mdcfg2 */
|
|
0x00001680, /* mdmisc */
|
|
0x0f3c8000, /* mdref */
|
|
0x00002000, /* mdrwd */
|
|
0x00bf1023, /* mdor */
|
|
0x0000003f, /* mdasp */
|
|
0x0000022a, /* mpodtctrl */
|
|
0xa1390003, /* mpzqhwctrl */
|
|
};
|
|
|
|
#ifdef CONFIG_TARGET_LS1012AFRWY
|
|
board_rev = get_board_version();
|
|
|
|
if (board_rev == BOARD_REV_C) {
|
|
mparam.mdctl = 0x05180000;
|
|
gd->ram_size = SYS_SDRAM_SIZE_1024;
|
|
} else {
|
|
gd->ram_size = SYS_SDRAM_SIZE_512;
|
|
}
|
|
#else
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
|
#endif
|
|
mmdc_init(&mparam);
|
|
|
|
#if !defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD)
|
|
/* This will break-before-make MMU for DDR */
|
|
update_early_mmu_table();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
fsl_lsch2_early_init_f();
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR +
|
|
CONFIG_SYS_CCI400_OFFSET);
|
|
|
|
/*
|
|
* Set CCI-400 control override register to enable barrier
|
|
* transaction
|
|
*/
|
|
if (current_el() == 3)
|
|
out_le32(&cci->ctrl_ord, CCI400_CTRLORD_EN_BARRIER);
|
|
|
|
#ifdef CONFIG_ENV_IS_NOWHERE
|
|
gd->env_addr = (ulong)&default_environment[0];
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_CAAM
|
|
sec_init();
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_LS_PPA
|
|
ppa_init();
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_FSL_PFE
|
|
void board_quiesce_devices(void)
|
|
{
|
|
pfe_command_stop(0, NULL);
|
|
}
|
|
#endif
|
|
|
|
int ft_board_setup(void *blob, struct bd_info *bd)
|
|
{
|
|
arch_fixup_fdt(blob);
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
return 0;
|
|
}
|