mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
336d4615f8
At present dm/device.h includes the linux-compatible features. This requires including linux/compat.h which in turn includes a lot of headers. One of these is malloc.h which we thus end up including in every file in U-Boot. Apart from the inefficiency of this, it is problematic for sandbox which needs to use the system malloc() in some files. Move the compatibility features into a separate header file. Signed-off-by: Simon Glass <sjg@chromium.org>
124 lines
2.9 KiB
C
124 lines
2.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Marek Vasut <marex@denx.de>
|
|
*
|
|
* Altera SoCFPGA EMAC extras
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <dm.h>
|
|
#include <clk.h>
|
|
#include <phy.h>
|
|
#include <regmap.h>
|
|
#include <reset.h>
|
|
#include <syscon.h>
|
|
#include "designware.h"
|
|
#include <dm/device_compat.h>
|
|
#include <linux/err.h>
|
|
|
|
#include <asm/arch/system_manager.h>
|
|
|
|
struct dwmac_socfpga_platdata {
|
|
struct dw_eth_pdata dw_eth_pdata;
|
|
void *phy_intf;
|
|
u32 reg_shift;
|
|
};
|
|
|
|
static int dwmac_socfpga_ofdata_to_platdata(struct udevice *dev)
|
|
{
|
|
struct dwmac_socfpga_platdata *pdata = dev_get_platdata(dev);
|
|
struct regmap *regmap;
|
|
struct ofnode_phandle_args args;
|
|
void *range;
|
|
int ret;
|
|
|
|
ret = dev_read_phandle_with_args(dev, "altr,sysmgr-syscon", NULL,
|
|
2, 0, &args);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to get syscon: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
if (args.args_count != 2) {
|
|
dev_err(dev, "Invalid number of syscon args\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
regmap = syscon_node_to_regmap(args.node);
|
|
if (IS_ERR(regmap)) {
|
|
ret = PTR_ERR(regmap);
|
|
dev_err(dev, "Failed to get regmap: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
range = regmap_get_range(regmap, 0);
|
|
if (!range) {
|
|
dev_err(dev, "Failed to get regmap range\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
pdata->phy_intf = range + args.args[0];
|
|
pdata->reg_shift = args.args[1];
|
|
|
|
return designware_eth_ofdata_to_platdata(dev);
|
|
}
|
|
|
|
static int dwmac_socfpga_probe(struct udevice *dev)
|
|
{
|
|
struct dwmac_socfpga_platdata *pdata = dev_get_platdata(dev);
|
|
struct eth_pdata *edata = &pdata->dw_eth_pdata.eth_pdata;
|
|
struct reset_ctl_bulk reset_bulk;
|
|
int ret;
|
|
u32 modereg;
|
|
u32 modemask;
|
|
|
|
switch (edata->phy_interface) {
|
|
case PHY_INTERFACE_MODE_MII:
|
|
case PHY_INTERFACE_MODE_GMII:
|
|
modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_GMII_MII;
|
|
break;
|
|
case PHY_INTERFACE_MODE_RMII:
|
|
modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RMII;
|
|
break;
|
|
case PHY_INTERFACE_MODE_RGMII:
|
|
modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RGMII;
|
|
break;
|
|
default:
|
|
dev_err(dev, "Unsupported PHY mode\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = reset_get_bulk(dev, &reset_bulk);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to get reset: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
reset_assert_bulk(&reset_bulk);
|
|
|
|
modemask = SYSMGR_EMACGRP_CTRL_PHYSEL_MASK << pdata->reg_shift;
|
|
clrsetbits_le32(pdata->phy_intf, modemask,
|
|
modereg << pdata->reg_shift);
|
|
|
|
reset_release_bulk(&reset_bulk);
|
|
|
|
return designware_eth_probe(dev);
|
|
}
|
|
|
|
static const struct udevice_id dwmac_socfpga_ids[] = {
|
|
{ .compatible = "altr,socfpga-stmmac" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(dwmac_socfpga) = {
|
|
.name = "dwmac_socfpga",
|
|
.id = UCLASS_ETH,
|
|
.of_match = dwmac_socfpga_ids,
|
|
.ofdata_to_platdata = dwmac_socfpga_ofdata_to_platdata,
|
|
.probe = dwmac_socfpga_probe,
|
|
.ops = &designware_eth_ops,
|
|
.priv_auto_alloc_size = sizeof(struct dw_eth_dev),
|
|
.platdata_auto_alloc_size = sizeof(struct dwmac_socfpga_platdata),
|
|
.flags = DM_FLAG_ALLOC_PRIV_DMA,
|
|
};
|