mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
7ac50f88f8
Runtime relocation has been made the default for microblaze, so do the following cleanups: - drop all manual reloc codepaths in start.S - drop all STATIC_RELA ifdefs, as it is now enabled unconditionally in Kconfig Reviewed-by: Michal Simek <michal.simek@amd.com> Signed-off-by: Ovidiu Panait <ovpanait@gmail.com> Link: https://lore.kernel.org/r/20230311173838.521804-5-ovpanait@gmail.com Signed-off-by: Michal Simek <michal.simek@amd.com>
338 lines
7.9 KiB
ArmAsm
338 lines
7.9 KiB
ArmAsm
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2007 Michal Simek
|
|
* (C) Copyright 2004 Atmark Techno, Inc.
|
|
*
|
|
* Michal SIMEK <monstr@monstr.eu>
|
|
* Yasushi SHOJI <yashi@atmark-techno.com>
|
|
*/
|
|
|
|
#include <asm-offsets.h>
|
|
#include <config.h>
|
|
|
|
#define SYM_ADDR(reg, reg_add, symbol) \
|
|
mfs r20, rpc; \
|
|
addik r20, r20, _GLOBAL_OFFSET_TABLE_ + 8; \
|
|
lwi reg, r20, symbol@GOT; \
|
|
addk reg, reg reg_add;
|
|
|
|
.text
|
|
.global _start
|
|
_start:
|
|
mts rmsr, r0 /* disable cache */
|
|
mfs r20, rpc
|
|
addi r20, r20, -4
|
|
|
|
mts rslr, r0
|
|
mts rshr, r20
|
|
|
|
#if defined(CONFIG_SPL_BUILD)
|
|
addi r1, r0, CONFIG_SPL_STACK
|
|
#else
|
|
add r1, r0, r20
|
|
bri 1f
|
|
|
|
/* Force alignment for easier ASM code below */
|
|
#define ALIGNMENT_ADDR 0x20
|
|
.align 4
|
|
uboot_dyn_start:
|
|
.word __rel_dyn_start
|
|
|
|
uboot_dyn_end:
|
|
.word __rel_dyn_end
|
|
|
|
uboot_sym_start:
|
|
.word __dyn_sym_start
|
|
1:
|
|
|
|
addi r5, r20, 0
|
|
add r6, r0, r0
|
|
|
|
lwi r7, r20, ALIGNMENT_ADDR
|
|
addi r7, r7, -CONFIG_TEXT_BASE
|
|
add r7, r7, r5
|
|
lwi r8, r20, ALIGNMENT_ADDR + 0x4
|
|
addi r8, r8, -CONFIG_TEXT_BASE
|
|
add r8, r8, r5
|
|
lwi r9, r20, ALIGNMENT_ADDR + 0x8
|
|
addi r9, r9, -CONFIG_TEXT_BASE
|
|
add r9, r9, r5
|
|
addi r10, r0, CONFIG_TEXT_BASE
|
|
|
|
brlid r15, mb_fix_rela
|
|
nop
|
|
#endif
|
|
|
|
addi r1, r1, -4 /* Decrement SP to top of memory */
|
|
|
|
/* Call board_init_f_alloc_reserve with the current stack pointer as
|
|
* parameter. */
|
|
add r5, r0, r1
|
|
brlid r15, board_init_f_alloc_reserve
|
|
nop
|
|
|
|
/* board_init_f_alloc_reserve returns a pointer to the allocated area
|
|
* in r3. Set the new stack pointer below this area. */
|
|
add r1, r0, r3
|
|
mts rshr, r1
|
|
addi r1, r1, -4
|
|
|
|
/* Call board_init_f_init_reserve with the address returned by
|
|
* board_init_f_alloc_reserve as parameter. */
|
|
add r5, r0, r3
|
|
brlid r15, board_init_f_init_reserve
|
|
nop
|
|
|
|
#if !defined(CONFIG_SPL_BUILD)
|
|
/* Setup vectors with pre-relocation symbols */
|
|
or r5, r0, r0
|
|
brlid r15, __setup_exceptions
|
|
nop
|
|
#endif
|
|
|
|
/*
|
|
* Initialize global data cpuinfo with default values (cache
|
|
* size, cache line size, etc).
|
|
*/
|
|
brlid r15, microblaze_early_cpuinfo_init
|
|
nop
|
|
|
|
/* Flush cache before enable cache */
|
|
brlid r15, flush_cache_all
|
|
nop
|
|
|
|
/* enable instruction and data cache */
|
|
mfs r12, rmsr
|
|
ori r12, r12, 0x1a0
|
|
mts rmsr, r12
|
|
|
|
clear_bss:
|
|
/* clear BSS segments */
|
|
SYM_ADDR(r5, r0, __bss_start)
|
|
SYM_ADDR(r4, r0, __bss_end)
|
|
cmp r6, r5, r4
|
|
beqi r6, 3f
|
|
2:
|
|
swi r0, r5, 0 /* write zero to loc */
|
|
addi r5, r5, 4 /* increment to next loc */
|
|
cmp r6, r5, r4 /* check if we have reach the end */
|
|
bnei r6, 2b
|
|
3: /* jumping to board_init */
|
|
#ifdef CONFIG_DEBUG_UART
|
|
brlid r15, debug_uart_init
|
|
nop
|
|
#endif
|
|
#ifndef CONFIG_SPL_BUILD
|
|
or r5, r0, r0 /* flags - empty */
|
|
bri board_init_f
|
|
#else
|
|
bri board_init_r
|
|
#endif
|
|
1: bri 1b
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
.text
|
|
.ent __setup_exceptions
|
|
.align 2
|
|
/*
|
|
* Set up reset, interrupt, user exception and hardware exception vectors.
|
|
*
|
|
* Parameters:
|
|
* r5 - relocation offset (zero when setting up vectors before
|
|
* relocation, and gd->reloc_off when setting up vectors after
|
|
* relocation)
|
|
* - the relocation offset is added to the _exception_handler,
|
|
* _interrupt_handler and _hw_exception_handler symbols to reflect the
|
|
* post-relocation memory addresses
|
|
*
|
|
* Reserve registers:
|
|
* r10: Stores little/big endian offset for vectors
|
|
* r2: Stores imm opcode
|
|
* r3: Stores brai opcode
|
|
* r4: Stores the vector base address
|
|
*/
|
|
__setup_exceptions:
|
|
addik r1, r1, -32
|
|
swi r2, r1, 4
|
|
swi r3, r1, 8
|
|
swi r4, r1, 12
|
|
swi r6, r1, 16
|
|
swi r7, r1, 20
|
|
swi r8, r1, 24
|
|
swi r10, r1, 28
|
|
|
|
/* Find-out if u-boot is running on BIG/LITTLE endian platform
|
|
* There are some steps which is necessary to keep in mind:
|
|
* 1. Setup offset value to r6
|
|
* 2. Store word offset value to address 0x0
|
|
* 3. Load just byte from address 0x0
|
|
* 4a) LITTLE endian - r10 contains 0x2 because it is the smallest
|
|
* value that's why is on address 0x0
|
|
* 4b) BIG endian - r10 contains 0x0 because 0x2 offset is on addr 0x3
|
|
*/
|
|
addik r6, r0, 0x2 /* BIG/LITTLE endian offset */
|
|
sw r6, r1, r0
|
|
lbu r10, r1, r0
|
|
|
|
/* add opcode instruction for 32bit jump - 2 instruction imm & brai */
|
|
addi r2, r0, 0xb0000000 /* hex b000 opcode imm */
|
|
addi r3, r0, 0xb8080000 /* hew b808 opcode brai */
|
|
|
|
/* Store the vector base address in r4 */
|
|
addi r4, r0, CONFIG_XILINX_MICROBLAZE0_VECTOR_BASE_ADDR
|
|
|
|
/* reset address */
|
|
swi r2, r4, 0x0 /* reset address - imm opcode */
|
|
swi r3, r4, 0x4 /* reset address - brai opcode */
|
|
|
|
SYM_ADDR(r6, r0, _start)
|
|
/* Intentionally keep reset vector back to origin u-boot location */
|
|
sw r6, r1, r0
|
|
lhu r7, r1, r10
|
|
rsubi r8, r10, 0x2
|
|
sh r7, r4, r8
|
|
rsubi r8, r10, 0x6
|
|
sh r6, r4, r8
|
|
|
|
#if CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USR_EXCEP)
|
|
/* user_vector_exception */
|
|
swi r2, r4, 0x8 /* user vector exception - imm opcode */
|
|
swi r3, r4, 0xC /* user vector exception - brai opcode */
|
|
|
|
SYM_ADDR(r6, r5, _exception_handler)
|
|
sw r6, r1, r0
|
|
/*
|
|
* BIG ENDIAN memory map for user exception
|
|
* 0x8: 0xB000XXXX
|
|
* 0xC: 0xB808XXXX
|
|
*
|
|
* then it is necessary to count address for storing the most significant
|
|
* 16bits from _exception_handler address and copy it to
|
|
* 0xa address. Big endian use offset in r10=0 that's why is it just
|
|
* 0xa address. The same is done for the least significant 16 bits
|
|
* for 0xe address.
|
|
*
|
|
* LITTLE ENDIAN memory map for user exception
|
|
* 0x8: 0xXXXX00B0
|
|
* 0xC: 0xXXXX08B8
|
|
*
|
|
* Offset is for little endian setup to 0x2. rsubi instruction decrease
|
|
* address value to ensure that points to proper place which is
|
|
* 0x8 for the most significant 16 bits and
|
|
* 0xC for the least significant 16 bits
|
|
*/
|
|
lhu r7, r1, r10
|
|
rsubi r8, r10, 0xa
|
|
sh r7, r4, r8
|
|
rsubi r8, r10, 0xe
|
|
sh r6, r4, r8
|
|
#endif
|
|
|
|
/* interrupt_handler */
|
|
swi r2, r4, 0x10 /* interrupt - imm opcode */
|
|
swi r3, r4, 0x14 /* interrupt - brai opcode */
|
|
|
|
SYM_ADDR(r6, r5, _interrupt_handler)
|
|
sw r6, r1, r0
|
|
lhu r7, r1, r10
|
|
rsubi r8, r10, 0x12
|
|
sh r7, r4, r8
|
|
rsubi r8, r10, 0x16
|
|
sh r6, r4, r8
|
|
|
|
/* hardware exception */
|
|
swi r2, r4, 0x20 /* hardware exception - imm opcode */
|
|
swi r3, r4, 0x24 /* hardware exception - brai opcode */
|
|
|
|
SYM_ADDR(r6, r5, _hw_exception_handler)
|
|
sw r6, r1, r0
|
|
lhu r7, r1, r10
|
|
rsubi r8, r10, 0x22
|
|
sh r7, r4, r8
|
|
rsubi r8, r10, 0x26
|
|
sh r6, r4, r8
|
|
|
|
lwi r10, r1, 28
|
|
lwi r8, r1, 24
|
|
lwi r7, r1, 20
|
|
lwi r6, r1, 16
|
|
lwi r4, r1, 12
|
|
lwi r3, r1, 8
|
|
lwi r2, r1, 4
|
|
addik r1, r1, 32
|
|
|
|
rtsd r15, 8
|
|
or r0, r0, r0
|
|
.end __setup_exceptions
|
|
|
|
/*
|
|
* Relocate u-boot
|
|
*/
|
|
.text
|
|
.global relocate_code
|
|
.ent relocate_code
|
|
.align 2
|
|
relocate_code:
|
|
/*
|
|
* r5 - start_addr_sp
|
|
* r6 - new_gd
|
|
* r7 - reloc_addr
|
|
*/
|
|
addi r1, r5, 0 /* Start to use new SP */
|
|
mts rshr, r1
|
|
addi r31, r6, 0 /* Start to use new GD */
|
|
|
|
/* Relocate text and data - r12 temp value */
|
|
SYM_ADDR(r21, r0, _start)
|
|
SYM_ADDR(r22, r0, _end) /* Include BSS too */
|
|
addi r22, r22, -4
|
|
|
|
rsub r6, r21, r22
|
|
or r5, r0, r0
|
|
1: lw r12, r21, r5 /* Load u-boot data */
|
|
sw r12, r7, r5 /* Write zero to loc */
|
|
cmp r12, r5, r6 /* Check if we have reach the end */
|
|
bneid r12, 1b
|
|
addi r5, r5, 4 /* Increment to next loc - relocate code */
|
|
|
|
/* R23 points to the base address. */
|
|
rsub r23, r21, r7 /* keep - this is already here gd->reloc_off */
|
|
|
|
/* Setup vectors with post-relocation symbols */
|
|
add r5, r0, r23 /* load gd->reloc_off to r5 */
|
|
brlid r15, __setup_exceptions
|
|
nop
|
|
|
|
/* reloc_offset is current location */
|
|
SYM_ADDR(r10, r0, _start)
|
|
|
|
/* r5 new address where I should copy code */
|
|
add r5, r0, r7 /* Move reloc addr to r5 */
|
|
|
|
/* Verbose message */
|
|
addi r6, r0, 0
|
|
|
|
SYM_ADDR(r7, r0, __rel_dyn_start)
|
|
rsub r7, r10, r7
|
|
add r7, r7, r5
|
|
SYM_ADDR(r8, r0, __rel_dyn_end)
|
|
rsub r8, r10, r8
|
|
add r8, r8, r5
|
|
SYM_ADDR(r9, r0, __dyn_sym_start)
|
|
rsub r9, r10, r9
|
|
add r9, r9, r5
|
|
brlid r15, mb_fix_rela
|
|
nop
|
|
/* end of code which does relocation */
|
|
|
|
/* Flush caches to ensure consistency */
|
|
brlid r15, flush_cache_all
|
|
nop
|
|
|
|
2: addi r5, r31, 0 /* gd is initialized in board_r.c */
|
|
SYM_ADDR(r6, r0, _start)
|
|
SYM_ADDR(r12, r23, board_init_r)
|
|
bra r12 /* Jump to relocated code */
|
|
|
|
.end relocate_code
|
|
#endif
|