mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
43a2183928
This driver is currently responsible for enabling all ccache ways. Composable cache could be configure as RAM or cache, we will use it as RAM at the beginning to put the u-boot SPL there. In u-boot proper phrase, we will use the composable cache as cache, and try to enable the cache ways. Signed-off-by: Zong Li <zong.li@sifive.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Rick Chen <rick@andestech.com>
49 lines
1.3 KiB
Text
49 lines
1.3 KiB
Text
#
|
|
# Cache controllers
|
|
#
|
|
|
|
menu "Cache Controller drivers"
|
|
|
|
config CACHE
|
|
bool "Enable Driver Model for Cache controllers"
|
|
depends on DM
|
|
help
|
|
Enable driver model for cache controllers that are found on
|
|
most CPU's. Cache is memory that the CPU can access directly and
|
|
is usually located on the same chip. This uclass can be used for
|
|
configuring settings that be found from a device tree file.
|
|
|
|
config L2X0_CACHE
|
|
tristate "PL310 cache driver"
|
|
select CACHE
|
|
depends on ARM
|
|
help
|
|
This driver is for the PL310 cache controller commonly found on
|
|
ARMv7(32-bit) devices. The driver configures the cache settings
|
|
found in the device tree.
|
|
|
|
config V5L2_CACHE
|
|
bool "Andes V5L2 cache driver"
|
|
select CACHE
|
|
depends on RISCV_NDS_CACHE
|
|
help
|
|
Support Andes V5L2 cache controller in AE350 platform.
|
|
It will configure tag and data ram timing control from the
|
|
device tree and enable L2 cache.
|
|
|
|
config NCORE_CACHE
|
|
bool "Arteris Ncore cache coherent unit driver"
|
|
select CACHE
|
|
help
|
|
This driver is for the Arteris Ncore cache coherent unit (CCU)
|
|
controller. The driver initializes cache directories and coherent
|
|
agent interfaces.
|
|
|
|
config SIFIVE_CCACHE
|
|
bool "SiFive composable cache"
|
|
select CACHE
|
|
help
|
|
This driver is for SiFive Composable L2/L3 cache. It enables cache
|
|
ways of composable cache.
|
|
|
|
endmenu
|