mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 13:14:27 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
75 lines
1.7 KiB
C
75 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright 2014 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#ifndef __FSL_EPU_H
|
|
#define __FSL_EPU_H
|
|
|
|
#include <asm/types.h>
|
|
|
|
#define FSL_STRIDE_4B 4
|
|
#define FSL_STRIDE_8B 8
|
|
|
|
/* Block offsets */
|
|
#define EPU_BLOCK_OFFSET 0x00000000
|
|
|
|
/* EPGCR (Event Processor Global Control Register) */
|
|
#define EPGCR 0x000
|
|
|
|
/* EPEVTCR0-9 (Event Processor EVT Pin Control Registers) */
|
|
#define EPEVTCR0 0x050
|
|
#define EPEVTCR9 0x074
|
|
#define EPEVTCR_STRIDE FSL_STRIDE_4B
|
|
|
|
/* EPXTRIGCR (Event Processor Crosstrigger Control Register) */
|
|
#define EPXTRIGCR 0x090
|
|
|
|
/* EPIMCR0-31 (Event Processor Input Mux Control Registers) */
|
|
#define EPIMCR0 0x100
|
|
#define EPIMCR31 0x17C
|
|
#define EPIMCR_STRIDE FSL_STRIDE_4B
|
|
|
|
/* EPSMCR0-15 (Event Processor SCU Mux Control Registers) */
|
|
#define EPSMCR0 0x200
|
|
#define EPSMCR15 0x278
|
|
#define EPSMCR_STRIDE FSL_STRIDE_8B
|
|
|
|
/* EPECR0-15 (Event Processor Event Control Registers) */
|
|
#define EPECR0 0x300
|
|
#define EPECR15 0x33C
|
|
#define EPECR_STRIDE FSL_STRIDE_4B
|
|
|
|
/* EPACR0-15 (Event Processor Action Control Registers) */
|
|
#define EPACR0 0x400
|
|
#define EPACR15 0x43C
|
|
#define EPACR_STRIDE FSL_STRIDE_4B
|
|
|
|
/* EPCCRi0-15 (Event Processor Counter Control Registers) */
|
|
#define EPCCR0 0x800
|
|
#define EPCCR15 0x83C
|
|
#define EPCCR31 0x87C
|
|
#define EPCCR_STRIDE FSL_STRIDE_4B
|
|
|
|
/* EPCMPR0-15 (Event Processor Counter Compare Registers) */
|
|
#define EPCMPR0 0x900
|
|
#define EPCMPR15 0x93C
|
|
#define EPCMPR31 0x97C
|
|
#define EPCMPR_STRIDE FSL_STRIDE_4B
|
|
|
|
/* EPCTR0-31 (Event Processor Counter Register) */
|
|
#define EPCTR0 0xA00
|
|
#define EPCTR31 0xA7C
|
|
#define EPCTR_STRIDE FSL_STRIDE_4B
|
|
|
|
#define FSM_END_FLAG 0xFFFFFFFFUL
|
|
|
|
struct fsm_reg_vals {
|
|
u32 offset;
|
|
u32 value;
|
|
};
|
|
|
|
void fsl_epu_setup(void *epu_base);
|
|
void fsl_epu_clean(void *epu_base);
|
|
|
|
#endif
|