mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
4a41a1a6f0
We will generate DRAM 4000MT/s as default for i.MX8MP. So need DRAM PLL to generate 1000Mhz clock to DDR PHY and controller. Signed-off-by: Peng Fan <peng.fan@nxp.com> |
||
---|---|---|
.. | ||
ddr_init.c | ||
ddrphy_csr.c | ||
ddrphy_train.c | ||
ddrphy_utils.c | ||
helper.c | ||
Kconfig | ||
Makefile |