mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 14:23:00 +00:00
26e054c943
This patch adds PL bitstream load support for Versal platform. The PL bitstream is loaded by making an SMC to ATF which in turn communicates with platform firmware which configures and loads PL bitstream on to PL. Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
25 lines
876 B
Makefile
25 lines
876 B
Makefile
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# (C) Copyright 2008
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
obj-y += fpga.o
|
|
obj-$(CONFIG_FPGA_SPARTAN2) += spartan2.o
|
|
obj-$(CONFIG_FPGA_SPARTAN3) += spartan3.o
|
|
obj-$(CONFIG_FPGA_VERSALPL) += versalpl.o
|
|
obj-$(CONFIG_FPGA_VIRTEX2) += virtex2.o
|
|
obj-$(CONFIG_FPGA_ZYNQPL) += zynqpl.o
|
|
obj-$(CONFIG_FPGA_ZYNQMPPL) += zynqmppl.o
|
|
obj-$(CONFIG_FPGA_XILINX) += xilinx.o
|
|
obj-$(CONFIG_FPGA_LATTICE) += ivm_core.o lattice.o
|
|
ifdef CONFIG_FPGA_ALTERA
|
|
obj-y += altera.o
|
|
obj-$(CONFIG_FPGA_ACEX1K) += ACEX1K.o
|
|
obj-$(CONFIG_FPGA_CYCLON2) += cyclon2.o
|
|
obj-$(CONFIG_FPGA_STRATIX_II) += stratixII.o
|
|
obj-$(CONFIG_FPGA_STRATIX_V) += stratixv.o
|
|
obj-$(CONFIG_FPGA_STRATIX10) += stratix10.o
|
|
obj-$(CONFIG_FPGA_SOCFPGA) += socfpga.o
|
|
obj-$(CONFIG_TARGET_SOCFPGA_GEN5) += socfpga_gen5.o
|
|
obj-$(CONFIG_TARGET_SOCFPGA_ARRIA10) += socfpga_arria10.o
|
|
endif
|