mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
cd8845d7a4
This patch adds support for the NOR module that attaches to the memory cape for a Beaglebone board. This does not add booting support; only support so that you can boot from SD/MMC and see the NOR module so that it can be programmed. Signed-off-by: Steve Kipisz <s-kipisz2@ti.com> [trini: Clean up config changes slightly] Signed-off-by: Tom Rini <trini@ti.com>
92 lines
2.2 KiB
C
92 lines
2.2 KiB
C
/*
|
|
* (C) Copyright 2010
|
|
* Texas Instruments, <www.ti.com>
|
|
*
|
|
* Author :
|
|
* Mansoor Ahamed <mansoor.ahamed@ti.com>
|
|
*
|
|
* Initial Code from:
|
|
* Manikandan Pillai <mani.pillai@ti.com>
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
* Syed Mohammed Khasim <khasim@ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/mem.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <command.h>
|
|
|
|
struct gpmc *gpmc_cfg;
|
|
|
|
#if defined(CONFIG_CMD_NAND)
|
|
static const u32 gpmc_m_nand[GPMC_MAX_REG] = {
|
|
M_NAND_GPMC_CONFIG1,
|
|
M_NAND_GPMC_CONFIG2,
|
|
M_NAND_GPMC_CONFIG3,
|
|
M_NAND_GPMC_CONFIG4,
|
|
M_NAND_GPMC_CONFIG5,
|
|
M_NAND_GPMC_CONFIG6, 0
|
|
};
|
|
#endif
|
|
|
|
|
|
void enable_gpmc_cs_config(const u32 *gpmc_config, struct gpmc_cs *cs, u32 base,
|
|
u32 size)
|
|
{
|
|
writel(0, &cs->config7);
|
|
sdelay(1000);
|
|
/* Delay for settling */
|
|
writel(gpmc_config[0], &cs->config1);
|
|
writel(gpmc_config[1], &cs->config2);
|
|
writel(gpmc_config[2], &cs->config3);
|
|
writel(gpmc_config[3], &cs->config4);
|
|
writel(gpmc_config[4], &cs->config5);
|
|
writel(gpmc_config[5], &cs->config6);
|
|
/* Enable the config */
|
|
writel((((size & 0xF) << 8) | ((base >> 24) & 0x3F) |
|
|
(1 << 6)), &cs->config7);
|
|
sdelay(2000);
|
|
}
|
|
|
|
/*****************************************************
|
|
* gpmc_init(): init gpmc bus
|
|
* Init GPMC for x16, MuxMode (SDRAM in x32).
|
|
* This code can only be executed from SRAM or SDRAM.
|
|
*****************************************************/
|
|
void gpmc_init(void)
|
|
{
|
|
/* putting a blanket check on GPMC based on ZeBu for now */
|
|
gpmc_cfg = (struct gpmc *)GPMC_BASE;
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
const u32 *gpmc_config = NULL;
|
|
u32 base = 0;
|
|
u32 size = 0;
|
|
#endif
|
|
/* global settings */
|
|
writel(0x00000008, &gpmc_cfg->sysconfig);
|
|
writel(0x00000000, &gpmc_cfg->irqstatus);
|
|
writel(0x00000000, &gpmc_cfg->irqenable);
|
|
#ifdef CONFIG_NOR
|
|
writel(0x00000200, &gpmc_cfg->config);
|
|
#else
|
|
writel(0x00000012, &gpmc_cfg->config);
|
|
#endif
|
|
/*
|
|
* Disable the GPMC0 config set by ROM code
|
|
*/
|
|
writel(0, &gpmc_cfg->cs[0].config7);
|
|
sdelay(1000);
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
gpmc_config = gpmc_m_nand;
|
|
|
|
base = PISMO1_NAND_BASE;
|
|
size = PISMO1_NAND_SIZE;
|
|
enable_gpmc_cs_config(gpmc_config, &gpmc_cfg->cs[0], base, size);
|
|
#endif
|
|
}
|