mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 00:21:06 +00:00
4b6067ae9d
T1040D4RDB is a Freescale reference board that hosts the T1040 SoC.
T1040D4RDB is re-designed T1040RDB board with following changes :
- Support of DDR4 memory
- Support of 0x66 serdes protocol which can support following interfaces
- 2 RGMII's on DTSEC4, DTSEC5
- 1 SGMII on DTSEC3
- Support of QE-TDM
Similarily T1042D4RDB is a Freescale reference board that hosts the T1040
SoC. T1042D4RDB is re-designed T1042RDB board with following changes :
- Support of DDR4 memory
- Support for 0x86 serdes protocol which can support following interfaces
- 2 RGMII's on DTSEC4, DTSEC5
- 3 SGMII on DTSEC1, DTSEC2 & DTSEC3
- Support of DIU
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Codrin Ciubotariu <codrin.ciubotariu@freescale.com>
Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
56 lines
1.5 KiB
C
56 lines
1.5 KiB
C
/*
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __DDR_H__
|
|
#define __DDR_H__
|
|
struct board_specific_parameters {
|
|
u32 n_ranks;
|
|
u32 datarate_mhz_high;
|
|
u32 rank_gb;
|
|
u32 clk_adjust;
|
|
u32 wrlvl_start;
|
|
u32 wrlvl_ctl_2;
|
|
u32 wrlvl_ctl_3;
|
|
};
|
|
|
|
/*
|
|
* These tables contain all valid speeds we want to override with board
|
|
* specific parameters. datarate_mhz_high values need to be in ascending order
|
|
* for each n_ranks group.
|
|
*/
|
|
|
|
static const struct board_specific_parameters udimm0[] = {
|
|
/*
|
|
* memory controller 0
|
|
* num| hi| rank| clk| wrlvl | wrlvl
|
|
* ranks| mhz| GB |adjst| start | ctl2
|
|
*/
|
|
#ifdef CONFIG_SYS_FSL_DDR4
|
|
{2, 1600, 4, 4, 6, 0x07090A0c, 0x0e0f100a},
|
|
#elif defined(CONFIG_SYS_FSL_DDR3)
|
|
{2, 833, 4, 4, 6, 0x06060607, 0x08080807},
|
|
{2, 833, 0, 4, 6, 0x06060607, 0x08080807},
|
|
{2, 1350, 4, 4, 7, 0x0708080A, 0x0A0B0C09},
|
|
{2, 1350, 0, 4, 7, 0x0708080A, 0x0A0B0C09},
|
|
{2, 1666, 4, 4, 7, 0x0808090B, 0x0C0D0E0A},
|
|
{2, 1666, 0, 4, 7, 0x0808090B, 0x0C0D0E0A},
|
|
{1, 833, 4, 4, 6, 0x06060607, 0x08080807},
|
|
{1, 833, 0, 4, 6, 0x06060607, 0x08080807},
|
|
{1, 1350, 4, 4, 7, 0x0708080A, 0x0A0B0C09},
|
|
{1, 1350, 0, 4, 7, 0x0708080A, 0x0A0B0C09},
|
|
{1, 1666, 4, 4, 7, 0x0808090B, 0x0C0D0E0A},
|
|
{1, 1666, 0, 4, 7, 0x0808090B, 0x0C0D0E0A},
|
|
#else
|
|
#error DDR type not defined
|
|
#endif
|
|
{}
|
|
};
|
|
|
|
#endif
|
|
|
|
static const struct board_specific_parameters *udimms[] = {
|
|
udimm0,
|
|
};
|