mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
ab1b955211
For files like the drivers/serial/serial.c, it must include the platform file, as the CONFIG_SYS_NS16550_COM1 must reference to the definition in the platform definition files. Include the platform definition file in the config file, so that it would decouple the dependence for the driver files. Updated cpu.h to remove build errors for gplugd board (by prafulla) Signed-off-by: Lei Wen <leiwen@marvell.com> Signed-off-by: Prafulla Wadaskar <prafulla@marvell.com>
67 lines
2.3 KiB
C
67 lines
2.3 KiB
C
/*
|
|
* (C) Copyright 2010
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
* Contributor: Mahavir Jain <mjain@marvell.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef _ASM_ARCH_ARMADA100_H
|
|
#define _ASM_ARCH_ARMADA100_H
|
|
|
|
#if defined (CONFIG_ARMADA100)
|
|
|
|
/* Common APB clock register bit definitions */
|
|
#define APBC_APBCLK (1<<0) /* APB Bus Clock Enable */
|
|
#define APBC_FNCLK (1<<1) /* Functional Clock Enable */
|
|
#define APBC_RST (1<<2) /* Reset Generation */
|
|
/* Functional Clock Selection Mask */
|
|
#define APBC_FNCLKSEL(x) (((x) & 0xf) << 4)
|
|
|
|
/* Fast Ethernet Controller Clock register definition */
|
|
#define FE_CLK_RST 0x1
|
|
#define FE_CLK_ENA 0x8
|
|
|
|
/* SSP2 Clock Control */
|
|
#define SSP2_APBCLK 0x01
|
|
#define SSP2_FNCLK 0x02
|
|
|
|
/* Register Base Addresses */
|
|
#define ARMD1_DRAM_BASE 0xB0000000
|
|
#define ARMD1_FEC_BASE 0xC0800000
|
|
#define ARMD1_TIMER_BASE 0xD4014000
|
|
#define ARMD1_APBC1_BASE 0xD4015000
|
|
#define ARMD1_APBC2_BASE 0xD4015800
|
|
#define ARMD1_UART1_BASE 0xD4017000
|
|
#define ARMD1_UART2_BASE 0xD4018000
|
|
#define ARMD1_GPIO_BASE 0xD4019000
|
|
#define ARMD1_SSP1_BASE 0xD401B000
|
|
#define ARMD1_SSP2_BASE 0xD401C000
|
|
#define ARMD1_MFPR_BASE 0xD401E000
|
|
#define ARMD1_SSP3_BASE 0xD401F000
|
|
#define ARMD1_SSP4_BASE 0xD4020000
|
|
#define ARMD1_SSP5_BASE 0xD4021000
|
|
#define ARMD1_UART3_BASE 0xD4026000
|
|
#define ARMD1_MPMU_BASE 0xD4050000
|
|
#define ARMD1_APMU_BASE 0xD4282800
|
|
#define ARMD1_CPU_BASE 0xD4282C00
|
|
|
|
#endif /* CONFIG_ARMADA100 */
|
|
#endif /* _ASM_ARCH_ARMADA100_H */
|