mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 17:58:23 +00:00
0613c36a7a
Perform a simple rename of CONFIG_EXTRA_ENV_SETTINGS to CFG_EXTRA_ENV_SETTINGS Signed-off-by: Tom Rini <trini@konsulko.com>
67 lines
1.5 KiB
C
67 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2018 Collabora Ltd.
|
|
*
|
|
* Based on include/configs/xpress.h:
|
|
* Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
|
|
*/
|
|
#ifndef __PCL063_H
|
|
#define __PCL063_H
|
|
|
|
#include <linux/sizes.h>
|
|
#include "mx6_common.h"
|
|
|
|
/*
|
|
* There is a bug in some i.MX6UL processors that results in the initial
|
|
* portion of OCRAM being unavailable when booting from (at least) an SD
|
|
* card.
|
|
*
|
|
* Tweak the SPL text base address to avoid this.
|
|
*/
|
|
|
|
#define CFG_SYS_FSL_USDHC_NUM 1
|
|
|
|
/* Console configs */
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
|
|
|
/* MMC Configs */
|
|
|
|
#define CFG_SYS_FSL_ESDHC_ADDR USDHC1_BASE_ADDR
|
|
|
|
/* Miscellaneous configurable options */
|
|
|
|
/* Physical Memory Map */
|
|
#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
|
|
#define PHYS_SDRAM_SIZE SZ_256M
|
|
|
|
#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
|
|
#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
|
|
#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
|
|
|
|
/* NAND */
|
|
#define CFG_SYS_NAND_BASE 0x40000000
|
|
|
|
/* USB Configs */
|
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
|
"console=ttymxc0,115200n8\0" \
|
|
"fdt_addr_r=0x82000000\0" \
|
|
"fdt_high=0xffffffff\0" \
|
|
"initrd_high=0xffffffff\0" \
|
|
"kernel_addr_r=0x81000000\0" \
|
|
"pxefile_addr_r=0x87100000\0" \
|
|
"ramdisk_addr_r=0x82100000\0" \
|
|
"scriptaddr=0x87000000\0" \
|
|
BOOTENV
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(MMC, mmc, 0) \
|
|
func(UBIFS, ubifs, 0, UBI, boot) \
|
|
func(PXE, pxe, na) \
|
|
func(DHCP, dhcp, na)
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#endif /* __PCL063_H */
|