mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-26 06:30:39 +00:00
ef4cf5ae39
The clk_saradc is dividing from the 24M, clk_saradc=24MHz/(saradc_div_con+1). SARADC integer divider control register is 8-bits width. Signed-off-by: David Wu <david.wu@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
||
---|---|---|
.. | ||
clk_rk322x.c | ||
clk_rk3036.c | ||
clk_rk3188.c | ||
clk_rk3288.c | ||
clk_rk3328.c | ||
clk_rk3368.c | ||
clk_rk3399.c | ||
clk_rv1108.c | ||
Makefile |