mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 08:31:03 +00:00
0f347a0096
The DP83867 has a muxing option for the CLK_OUT pin. It is possible
to set CLK_OUT for different channels.
Create a binding to select a specific clock for CLK_OUT pin.
Based on commit 9708fb630d19 ("net: phy: dp83867: Add binding for
the CLK_OUT pin muxing option") of mainline linux kernel.
Signed-off-by: Janine Hagemann <j.hagemann@phytec.de>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
33 lines
1.2 KiB
Text
33 lines
1.2 KiB
Text
* Texas Instruments - dp83867 Giga bit ethernet phy
|
|
|
|
Required properties:
|
|
- reg - The ID number for the phy, usually a small integer
|
|
- ti,rx-internal-delay - RGMII Recieve Clock Delay - see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
- ti,tx-internal-delay - RGMII Transmit Clock Delay - see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
- ti,fifo-depth - Transmitt FIFO depth- see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
- enet-phy-lane-swap - Indicates that PHY will swap the TX/RX lanes to
|
|
compensate for the board being designed with the lanes swapped.
|
|
- enet-phy-no-lane-swap - Indicates that PHY will disable swap of the
|
|
TX/RX lanes.
|
|
- ti,clk-output-sel - Clock output select - see dt-bindings/net/ti-dp83867.h
|
|
for applicable values
|
|
|
|
Default child nodes are standard Ethernet PHY device
|
|
nodes as described in doc/devicetree/bindings/net/ethernet.txt
|
|
|
|
Example:
|
|
|
|
ethernet-phy@0 {
|
|
reg = <0>;
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
|
|
ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
|
|
enet-phy-lane-no-swap;
|
|
ti,clk-output-sel = <DP83867_CLK_O_SEL_CHN_A_TCLK>;
|
|
};
|
|
|
|
Datasheet can be found:
|
|
http://www.ti.com/product/DP83867IR/datasheet
|