u-boot/include/dt-bindings/memory/stm32-sdram.h
Vikas Manocha bfea69ad27 stm32f7: sdram: correct sdram configuration as per micron sdram
Actually the sdram memory on stm32f746 discovery board is micron part
MT48LC_4M32_B2B5_6A. This patch does the modification required in the
device tree node & driver for the same.

Also we are passing here all the timing parameters in terms of clock
cycles, so no need to convert time(ns or ms) to cycles.

Signed-off-by: Vikas Manocha <vikas.manocha@st.com>
cc: Christophe KERELLO <christophe.kerello@st.com>
2017-05-08 11:57:22 -04:00

37 lines
737 B
C

#ifndef DT_BINDINGS_STM32_SDRAM_H
#define DT_BINDINGS_STM32_SDRAM_H
#define NO_COL_8 0x0
#define NO_COL_9 0x1
#define NO_COL_10 0x2
#define NO_COL_11 0x3
#define NO_ROW_11 0x0
#define NO_ROW_12 0x1
#define NO_ROW_13 0x2
#define MWIDTH_8 0x0
#define MWIDTH_16 0x1
#define MWIDTH_32 0x2
#define BANKS_2 0x0
#define BANKS_4 0x1
#define CAS_1 0x1
#define CAS_2 0x2
#define CAS_3 0x3
#define SDCLK_2 0x2
#define RD_BURST_EN 0x1
#define RD_BURST_DIS 0x0
#define RD_PIPE_DL_0 0x0
#define RD_PIPE_DL_1 0x1
#define RD_PIPE_DL_2 0x2
/* Timing = value +1 cycles */
#define TMRD_2 (2 - 1)
#define TXSR_6 (6 - 1)
#define TRAS_4 (4 - 1)
#define TRC_6 (6 - 1)
#define TWR_2 (2 - 1)
#define TRP_2 (2 - 1)
#define TRCD_2 (2 - 1)
#endif