mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-30 06:53:09 +00:00
91092132ba
The rest of the unmigrated CONFIG symbols in the CONFIG_SYS_NS16550 namespace do not easily transition to Kconfig. In many cases they likely should come from the device tree instead. Move these out of CONFIG namespace and in to CFG namespace. Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
132 lines
2.9 KiB
C
132 lines
2.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/* Copyright 2014 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clock_legacy.h>
|
|
#include <console.h>
|
|
#include <env_internal.h>
|
|
#include <init.h>
|
|
#include <malloc.h>
|
|
#include <ns16550.h>
|
|
#include <nand.h>
|
|
#include <i2c.h>
|
|
#include <mmc.h>
|
|
#include <fsl_esdhc.h>
|
|
#include <spi_flash.h>
|
|
#include <asm/global_data.h>
|
|
#include "../common/sleep.h"
|
|
#include "../common/spl.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
phys_size_t get_effective_memsize(void)
|
|
{
|
|
return CONFIG_SYS_L3_SIZE;
|
|
}
|
|
|
|
#if defined(CONFIG_SPL_MMC_BOOT)
|
|
#define GPIO1_SD_SEL 0x00020000
|
|
int board_mmc_getcd(struct mmc *mmc)
|
|
{
|
|
ccsr_gpio_t __iomem *pgpio = (void *)(CFG_SYS_MPC85xx_GPIO_ADDR);
|
|
u32 val = in_be32(&pgpio->gpdat);
|
|
|
|
/* GPIO1_14, 0: eMMC, 1: SD */
|
|
val &= GPIO1_SD_SEL;
|
|
|
|
return val ? -1 : 1;
|
|
}
|
|
|
|
int board_mmc_getwp(struct mmc *mmc)
|
|
{
|
|
ccsr_gpio_t __iomem *pgpio = (void *)(CFG_SYS_MPC85xx_GPIO_ADDR);
|
|
u32 val = in_be32(&pgpio->gpdat);
|
|
|
|
val &= GPIO1_SD_SEL;
|
|
|
|
return val ? -1 : 0;
|
|
}
|
|
#endif
|
|
|
|
void board_init_f(ulong bootflag)
|
|
{
|
|
u32 plat_ratio, sys_clk, ccb_clk;
|
|
ccsr_gur_t *gur = (void *)CFG_SYS_MPC85xx_GUTS_ADDR;
|
|
|
|
/* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
|
|
memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
|
|
|
|
/* Update GD pointer */
|
|
gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
|
|
|
|
console_init_f();
|
|
|
|
#ifdef CONFIG_DEEP_SLEEP
|
|
/* disable the console if boot from deep sleep */
|
|
if (is_warm_boot())
|
|
fsl_dp_disable_console();
|
|
#endif
|
|
|
|
/* initialize selected port with appropriate baud rate */
|
|
sys_clk = get_board_sys_clk();
|
|
plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
|
|
ccb_clk = sys_clk * plat_ratio / 2;
|
|
|
|
ns16550_init((struct ns16550 *)CFG_SYS_NS16550_COM1,
|
|
ccb_clk / 16 / CONFIG_BAUDRATE);
|
|
|
|
#if defined(CONFIG_SPL_MMC_BOOT)
|
|
puts("\nSD boot...\n");
|
|
#elif defined(CONFIG_SPL_SPI_BOOT)
|
|
puts("\nSPI boot...\n");
|
|
#elif defined(CONFIG_SPL_NAND_BOOT)
|
|
puts("\nNAND boot...\n");
|
|
#endif
|
|
|
|
relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
|
|
}
|
|
|
|
void board_init_r(gd_t *gd, ulong dest_addr)
|
|
{
|
|
struct bd_info *bd;
|
|
|
|
bd = (struct bd_info *)(gd + sizeof(gd_t));
|
|
memset(bd, 0, sizeof(struct bd_info));
|
|
gd->bd = bd;
|
|
|
|
arch_cpu_init();
|
|
get_clocks();
|
|
mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
|
|
CONFIG_SPL_RELOC_MALLOC_SIZE);
|
|
gd->flags |= GD_FLG_FULL_MALLOC_INIT;
|
|
|
|
#ifdef CONFIG_SPL_NAND_BOOT
|
|
nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
|
|
(uchar *)SPL_ENV_ADDR);
|
|
#endif
|
|
#ifdef CONFIG_SPL_MMC_BOOT
|
|
mmc_initialize(bd);
|
|
mmc_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
|
|
(uchar *)SPL_ENV_ADDR);
|
|
#endif
|
|
#ifdef CONFIG_SPL_SPI_BOOT
|
|
fsl_spi_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
|
|
(uchar *)SPL_ENV_ADDR);
|
|
#endif
|
|
|
|
gd->env_addr = (ulong)(SPL_ENV_ADDR);
|
|
gd->env_valid = ENV_VALID;
|
|
|
|
i2c_init_all();
|
|
|
|
dram_init();
|
|
|
|
#ifdef CONFIG_SPL_MMC_BOOT
|
|
mmc_boot();
|
|
#elif defined(CONFIG_SPL_SPI_BOOT)
|
|
fsl_spi_boot();
|
|
#elif defined(CONFIG_SPL_NAND_BOOT)
|
|
nand_boot();
|
|
#endif
|
|
}
|