mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 17:28:15 +00:00
8ed74341ba
For the kmsupx5 a new header file was introduced km8321-common.h. Now the common stuff from tuxa1, tuda1 and suvd3 was removed and the new header file included. The defines CONFIG_SYS_PIGGY_BASE and CONFIG_SYS_PIGGY_SIZE are confusing. Because they actually describe the KMBEC FPGA values. The KMBEC FPGA can be PRIO on kmeter1 or upio on mgcoge. Therefore all the defines were renamed. remove unneeded variable CONFIG_KM_DEF_NETDEV, as it is already declared in keymile-common.h Signed-off-by: Holger Brunck <holger.brunck@keymile.com> Signed-off-by: Heiko Schocher <hs@denx.de> Acked-by: Kim Phillips <kim.phillips@freescale.com> cc: Kim Phillips <kim.phillips@freescale.com> cc: Wolfgang Denk <wd@denx.de> cc: Valentin Longchamp <valentin.longchamp@keymile.com>
124 lines
3.7 KiB
C
124 lines
3.7 KiB
C
/*
|
|
* Copyright (C) 2006 Freescale Semiconductor, Inc.
|
|
* Dave Liu <daveliu@freescale.com>
|
|
*
|
|
* Copyright (C) 2007 Logic Product Development, Inc.
|
|
* Peter Barada <peterb@logicpd.com>
|
|
*
|
|
* Copyright (C) 2007 MontaVista Software, Inc.
|
|
* Anton Vorontsov <avorontsov@ru.mvista.com>
|
|
*
|
|
* (C) Copyright 2008
|
|
* Heiko Schocher, DENX Software Engineering, hs@denx.de.
|
|
*
|
|
* (C) Copyright 2010
|
|
* Yan Bin, Lukas Roggli, KEYMILE Ltd, lukas.roggli@keymile.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
*/
|
|
#define CONFIG_TUXA1 /* TUXA1 board specific */
|
|
#define CONFIG_HOSTNAME tuxa1
|
|
#define CONFIG_KM_BOARD_NAME "tuxa1"
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xF0000000
|
|
|
|
/* include common defines/options for all 8321 Keymile boards */
|
|
#include "km8321-common.h"
|
|
|
|
#define CONFIG_SYS_LPXF_BASE 0xA0000000 /* LPXF */
|
|
#define CONFIG_SYS_LPXF_SIZE 256 /* Megabytes */
|
|
#define CONFIG_SYS_PINC2_BASE 0xB0000000 /* PINC2 */
|
|
#define CONFIG_SYS_PINC2_SIZE 256 /* Megabytes */
|
|
|
|
/*
|
|
* Init Local Bus Memory Controller:
|
|
*
|
|
* Bank Bus Machine PortSz Size Device
|
|
* ---- --- ------- ------ ----- ------
|
|
* 2 Local GPCM 8 bit 256MB LPXF
|
|
* 3 Local GPCM 8 bit 256MB PINC2
|
|
*
|
|
*/
|
|
|
|
/*
|
|
* LPXF on the local bus CS2
|
|
* Window base at flash base
|
|
* Window size: 256 MB
|
|
*/
|
|
#define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_LPXF_BASE
|
|
#define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_256MB)
|
|
|
|
#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_LPXF_BASE | \
|
|
BR_PS_8 | \
|
|
BR_MS_GPCM | \
|
|
BR_V)
|
|
|
|
#define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_LPXF_SIZE) | \
|
|
OR_GPCM_CSNT | \
|
|
OR_GPCM_ACS_DIV4 | \
|
|
OR_GPCM_SCY_2 | \
|
|
(OR_GPCM_TRLX & \
|
|
(~OR_GPCM_EHTR)) | /* EHTR = 0 */ \
|
|
OR_GPCM_EAD)
|
|
/*
|
|
* PINC2 on the local bus CS3
|
|
* Access window base at PINC2 base
|
|
* Window size: 256 MB
|
|
*/
|
|
#define CONFIG_SYS_LBLAWBAR3_PRELIM CONFIG_SYS_PINC2_BASE
|
|
#define CONFIG_SYS_LBLAWAR3_PRELIM (LBLAWAR_EN | LBLAWAR_256MB)
|
|
|
|
#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_PINC2_BASE | \
|
|
BR_PS_8 | \
|
|
BR_MS_GPCM | \
|
|
BR_V)
|
|
|
|
#define CONFIG_SYS_OR3_PRELIM (MEG_TO_AM(CONFIG_SYS_PINC2_SIZE) | \
|
|
OR_GPCM_CSNT | \
|
|
(OR_GPCM_ACS_DIV2 & /* ACS = 11 */ \
|
|
(~OR_GPCM_XACS)) | /* XACS = 0 */ \
|
|
(OR_GPCM_SCY_2 & \
|
|
(~OR_GPCM_EHTR)) | /* EHTR = 0 */ \
|
|
OR_GPCM_TRLX)
|
|
|
|
#define CONFIG_SYS_MAMR (MxMR_GPL_x4DIS | \
|
|
0x0000c000 | \
|
|
MxMR_WLFx_2X)
|
|
|
|
/*
|
|
* MMU Setup
|
|
*/
|
|
/* LPXF: icache cacheable, but dcache-inhibit and guarded */
|
|
#define CONFIG_SYS_IBAT5L (CONFIG_SYS_LPXF_BASE | BATL_PP_10 | \
|
|
BATL_MEMCOHERENCE)
|
|
#define CONFIG_SYS_IBAT5U (CONFIG_SYS_LPXF_BASE | BATU_BL_256M | \
|
|
BATU_VS | BATU_VP)
|
|
#define CONFIG_SYS_DBAT5L (CONFIG_SYS_LPXF_BASE | BATL_PP_10 | \
|
|
BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
|
|
#define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
|
|
|
|
/* PINC2: icache cacheable, but dcache-inhibit and guarded */
|
|
#define CONFIG_SYS_IBAT6L (CONFIG_SYS_PINC2_BASE | BATL_PP_10 | \
|
|
BATL_MEMCOHERENCE)
|
|
#define CONFIG_SYS_IBAT6U (CONFIG_SYS_PINC2_BASE | BATU_BL_256M | \
|
|
BATU_VS | BATU_VP)
|
|
#define CONFIG_SYS_DBAT6L (CONFIG_SYS_PINC2_BASE | BATL_PP_10 | \
|
|
BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
|
|
#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
|
|
|
|
#define CONFIG_SYS_IBAT7L (0)
|
|
#define CONFIG_SYS_IBAT7U (0)
|
|
#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
|
|
#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
|
|
|
|
#endif /* __CONFIG_H */
|