mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-26 21:13:48 +00:00
8ebca32b2d
We don't read this information in 64-bit mode, since we don't have the macros for doing it. Set it to Intel by default. This allows the TSC timer to work correctly. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
66 lines
943 B
C
66 lines
943 B
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2016 Google, Inc
|
|
* Written by Simon Glass <sjg@chromium.org>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <cpu_func.h>
|
|
#include <debug_uart.h>
|
|
#include <init.h>
|
|
#include <asm/cpu.h>
|
|
#include <asm/global_data.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int cpu_has_64bit(void)
|
|
{
|
|
return true;
|
|
}
|
|
|
|
void enable_caches(void)
|
|
{
|
|
/* Not implemented */
|
|
}
|
|
|
|
void disable_caches(void)
|
|
{
|
|
/* Not implemented */
|
|
}
|
|
|
|
int dcache_status(void)
|
|
{
|
|
return true;
|
|
}
|
|
|
|
int x86_mp_init(void)
|
|
{
|
|
/* Not implemented */
|
|
return 0;
|
|
}
|
|
|
|
int x86_cpu_reinit_f(void)
|
|
{
|
|
/* set the vendor to Intel so that native_calibrate_tsc() works */
|
|
gd->arch.x86_vendor = X86_VENDOR_INTEL;
|
|
gd->arch.has_mtrr = true;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int cpu_phys_address_size(void)
|
|
{
|
|
return CONFIG_CPU_ADDR_BITS;
|
|
}
|
|
|
|
int x86_cpu_init_f(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_DEBUG_UART_BOARD_INIT
|
|
void board_debug_uart_init(void)
|
|
{
|
|
/* this was already done in SPL */
|
|
}
|
|
#endif
|