mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-26 13:03:40 +00:00
c9ec1971c6
Co-developed-by: Mike Worsfold <mworsfold@impinj.com> Signed-off-by: Mike Worsfold <mworsfold@impinj.com> Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
68 lines
1.5 KiB
C
68 lines
1.5 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Qualcomm QCS404 pinctrl
|
|
*
|
|
* (C) Copyright 2022 Sumit Garg <sumit.garg@linaro.org>
|
|
*/
|
|
|
|
#include "pinctrl-snapdragon.h"
|
|
#include <common.h>
|
|
|
|
#define MAX_PIN_NAME_LEN 32
|
|
static char pin_name[MAX_PIN_NAME_LEN] __section(".data");
|
|
static const char * const msm_pinctrl_pins[] = {
|
|
"SDC1_RCLK",
|
|
"SDC1_CLK",
|
|
"SDC1_CMD",
|
|
"SDC1_DATA",
|
|
"SDC2_CLK",
|
|
"SDC2_CMD",
|
|
"SDC2_DATA",
|
|
};
|
|
|
|
static const struct pinctrl_function msm_pinctrl_functions[] = {
|
|
{"blsp_uart2", 1},
|
|
{"rgmii_int", 1},
|
|
{"rgmii_ck", 1},
|
|
{"rgmii_tx", 1},
|
|
{"rgmii_ctl", 1},
|
|
{"rgmii_rx", 1},
|
|
{"rgmii_mdio", 1},
|
|
{"rgmii_mdc", 1},
|
|
{"blsp_i2c0", 3},
|
|
{"blsp_i2c1", 2},
|
|
{"blsp_i2c_sda_a2", 3},
|
|
{"blsp_i2c_scl_a2", 3},
|
|
{"blsp_i2c3", 2},
|
|
{"blsp_i2c4", 1},
|
|
};
|
|
|
|
static const char *qcs404_get_function_name(struct udevice *dev,
|
|
unsigned int selector)
|
|
{
|
|
return msm_pinctrl_functions[selector].name;
|
|
}
|
|
|
|
static const char *qcs404_get_pin_name(struct udevice *dev,
|
|
unsigned int selector)
|
|
{
|
|
if (selector < 120) {
|
|
snprintf(pin_name, MAX_PIN_NAME_LEN, "GPIO_%u", selector);
|
|
return pin_name;
|
|
} else {
|
|
return msm_pinctrl_pins[selector - 120];
|
|
}
|
|
}
|
|
|
|
static unsigned int qcs404_get_function_mux(unsigned int selector)
|
|
{
|
|
return msm_pinctrl_functions[selector].val;
|
|
}
|
|
|
|
struct msm_pinctrl_data qcs404_data = {
|
|
.pin_count = 126,
|
|
.functions_count = ARRAY_SIZE(msm_pinctrl_functions),
|
|
.get_function_name = qcs404_get_function_name,
|
|
.get_function_mux = qcs404_get_function_mux,
|
|
.get_pin_name = qcs404_get_pin_name,
|
|
};
|