mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
2bab70ed04
The J721S2 SoC belongs to the K3 Multicore SoC architecture platform, providing advanced system integration in automotive ADAS applications and industrial applications requiring AI at the network edge. This SoC extends the Jacinto 7 family of SoCs with focus on lowering system costs and power while providing interfaces, memory architecture and compute performance for single and multi-sensor applications. Some highlights of this SoC are: * Dual Cortex-A72s in a single cluster, three clusters of lockstep capable dual Cortex-R5F MCUs, Deep-learning Matrix Multiply Accelerator(MMA), C7x floating point Vector DSP. * 3D GPU: Automotive grade IMG BXS-4-64 * Vision Processing Accelerator (VPAC) with image signal processor and Depth and Motion Processing Accelerator (DMPAC) * Two CSI2.0 4L RX plus one eDP/DP, two DSI Tx, and one DPI interface. * Two Ethernet ports with RGMII support. * Single 4 lane PCIe-GEN3 controllers, USB3.0 Dual-role device subsystems, * Up to 20 MCANs, 5 McASP, eMMC and SD, OSPI/HyperBus memory controller, QSPI, I3C and I2C, eCAP/eQEP, eHRPWM, MLB among other peripherals. * Hardware accelerator blocks containing AES/DES/SHA/MD5 called SA2UL management. See J721S2 Technical Reference Manual (SPRUJ28 – NOVEMBER 2021) for further details: http://www.ti.com/lit/pdf/spruj28 Introduce basic support for the J721S2 SoC. Signed-off-by: Aswath Govindraju <a-govindraju@ti.com> Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> Signed-off-by: Nishanth Menon <nm@ti.com>
167 lines
5.1 KiB
Text
167 lines
5.1 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
||
/*
|
||
* Device Tree Source for J721S2 SoC Family
|
||
*
|
||
* TRM (SPRUJ28 – NOVEMBER 2021) : http://www.ti.com/lit/pdf/spruj28
|
||
*
|
||
* Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
|
||
*
|
||
*/
|
||
|
||
#include <dt-bindings/interrupt-controller/irq.h>
|
||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||
#include <dt-bindings/pinctrl/k3.h>
|
||
#include <dt-bindings/soc/ti,sci_pm_domain.h>
|
||
|
||
/ {
|
||
|
||
model = "Texas Instruments K3 J721S2 SoC";
|
||
compatible = "ti,j721s2";
|
||
interrupt-parent = <&gic500>;
|
||
#address-cells = <2>;
|
||
#size-cells = <2>;
|
||
|
||
chosen { };
|
||
|
||
cpus {
|
||
#address-cells = <1>;
|
||
#size-cells = <0>;
|
||
cpu-map {
|
||
cluster0: cluster0 {
|
||
core0 {
|
||
cpu = <&cpu0>;
|
||
};
|
||
|
||
core1 {
|
||
cpu = <&cpu1>;
|
||
};
|
||
};
|
||
};
|
||
|
||
cpu0: cpu@0 {
|
||
compatible = "arm,cortex-a72";
|
||
reg = <0x000>;
|
||
device_type = "cpu";
|
||
enable-method = "psci";
|
||
i-cache-size = <0xc000>;
|
||
i-cache-line-size = <64>;
|
||
i-cache-sets = <256>;
|
||
d-cache-size = <0x8000>;
|
||
d-cache-line-size = <64>;
|
||
d-cache-sets = <256>;
|
||
next-level-cache = <&L2_0>;
|
||
};
|
||
|
||
cpu1: cpu@1 {
|
||
compatible = "arm,cortex-a72";
|
||
reg = <0x001>;
|
||
device_type = "cpu";
|
||
enable-method = "psci";
|
||
i-cache-size = <0xc000>;
|
||
i-cache-line-size = <64>;
|
||
i-cache-sets = <256>;
|
||
d-cache-size = <0x8000>;
|
||
d-cache-line-size = <64>;
|
||
d-cache-sets = <256>;
|
||
next-level-cache = <&L2_0>;
|
||
};
|
||
};
|
||
|
||
L2_0: l2-cache0 {
|
||
compatible = "cache";
|
||
cache-level = <2>;
|
||
cache-size = <0x100000>;
|
||
cache-line-size = <64>;
|
||
cache-sets = <1024>;
|
||
next-level-cache = <&msmc_l3>;
|
||
};
|
||
|
||
msmc_l3: l3-cache0 {
|
||
compatible = "cache";
|
||
cache-level = <3>;
|
||
};
|
||
|
||
firmware {
|
||
optee {
|
||
compatible = "linaro,optee-tz";
|
||
method = "smc";
|
||
};
|
||
|
||
psci: psci {
|
||
compatible = "arm,psci-1.0";
|
||
method = "smc";
|
||
};
|
||
};
|
||
|
||
a72_timer0: timer-cl0-cpu0 {
|
||
compatible = "arm,armv8-timer";
|
||
interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* cntpsirq */
|
||
<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* cntpnsirq */
|
||
<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* cntvirq */
|
||
<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* cnthpirq */
|
||
|
||
};
|
||
|
||
pmu: pmu {
|
||
compatible = "arm,cortex-a72-pmu";
|
||
/* Recommendation from GIC500 TRM Table A.3 */
|
||
interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
||
};
|
||
|
||
cbass_main: bus@100000 {
|
||
compatible = "simple-bus";
|
||
#address-cells = <2>;
|
||
#size-cells = <2>;
|
||
ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
|
||
<0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>, /* GPIO */
|
||
<0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>, /* Most peripherals */
|
||
<0x00 0x0d800000 0x00 0x0d800000 0x00 0x00800000>, /* PCIe Core*/
|
||
<0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>, /* PCIe1 DAT0 */
|
||
<0x00 0x64800000 0x00 0x64800000 0x00 0x0070c000>, /* C71_1 */
|
||
<0x00 0x65800000 0x00 0x65800000 0x00 0x0070c000>, /* C71_2 */
|
||
<0x00 0x70000000 0x00 0x70000000 0x00 0x00400000>, /* MSMC RAM */
|
||
<0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>, /* MAIN NAVSS */
|
||
<0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>, /* PCIe1 DAT1 */
|
||
<0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>, /* GPU */
|
||
|
||
/* MCUSS_WKUP Range */
|
||
<0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
|
||
<0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
|
||
<0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
|
||
<0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
|
||
<0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
|
||
<0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
|
||
<0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
|
||
<0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
|
||
<0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
|
||
<0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
|
||
<0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
|
||
<0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
|
||
<0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
|
||
|
||
cbass_mcu_wakeup: bus@28380000 {
|
||
compatible = "simple-bus";
|
||
#address-cells = <2>;
|
||
#size-cells = <2>;
|
||
ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
|
||
<0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, /* First peripheral window */
|
||
<0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
|
||
<0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
|
||
<0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
|
||
<0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, /* MCU SRAM */
|
||
<0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP peripheral window */
|
||
<0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */
|
||
<0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */
|
||
<0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, /* OSPI register space */
|
||
<0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, /* FSS OSPI0/1 data region 0 */
|
||
<0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS OSPI0 data region 3 */
|
||
<0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>; /* FSS OSPI1 data region 3*/
|
||
|
||
};
|
||
|
||
};
|
||
};
|
||
|
||
/* Now include peripherals from each bus segment */
|
||
#include "k3-j721s2-main.dtsi"
|
||
#include "k3-j721s2-mcu-wakeup.dtsi"
|