mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 15:41:40 +00:00
74f04490f2
Add device trees describing possible uses of mezzanine cards depending on the SERDES protocol employed. This patch adds DPAA2 networking support for the following protocols on each SERDES block: * SD #1: 3, 7, 19, 20 * SD #2: 11 Each SERDES block has a different device tree file per protocol supported, where the IO SLOTs used are enabled and PHYs located on the mezzanine cards are described. Also, dpmac nodes are edited and their associated phy-connection-type and phy-handle are added. Top DTS files are also added for each combination of protocol on the 3 SERDES blocks. Signed-off-by: Ioana Ciornei <ioana.ciornei@nxp.com> Reviewed-by: Razvan Ionut Cirjan <razvanionut.cirjan@nxp.com> [Rebased] Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
100 lines
1.7 KiB
Text
100 lines
1.7 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* NXP LX2160AQDS device tree source for the SERDES block #1 - protocol 7
|
|
*
|
|
* Some assumptions are made:
|
|
* * mezzanine card M11 is connected to IO SLOT1 (usxgmii for DPMAC 3,4,5,6)
|
|
* * mezzanine card M1/M4 is connected to IO SLOT2 (sgmii for DPMAC 7,8,9,10)
|
|
*
|
|
* Copyright 2020 NXP
|
|
*
|
|
*/
|
|
#include "fsl-lx2160a-qds.dtsi"
|
|
|
|
&dpmac3 {
|
|
status = "okay";
|
|
phy-handle = <&aquantia_phy1>;
|
|
phy-connection-type = "usxgmii";
|
|
};
|
|
|
|
&dpmac4 {
|
|
status = "okay";
|
|
phy-handle = <&aquantia_phy2>;
|
|
phy-connection-type = "usxgmii";
|
|
};
|
|
|
|
&dpmac5 {
|
|
status = "okay";
|
|
phy-handle = <&aquantia_phy3>;
|
|
phy-connection-type = "usxgmii";
|
|
};
|
|
|
|
&dpmac6 {
|
|
status = "okay";
|
|
phy-handle = <&aquantia_phy4>;
|
|
phy-connection-type = "usxgmii";
|
|
};
|
|
|
|
&dpmac7 {
|
|
status = "okay";
|
|
phy-handle = <&sgmii_phy1>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
&dpmac8 {
|
|
status = "okay";
|
|
phy-handle = <&sgmii_phy2>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
&dpmac9 {
|
|
status = "okay";
|
|
phy-handle = <&sgmii_phy3>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
&dpmac10 {
|
|
status = "okay";
|
|
phy-handle = <&sgmii_phy4>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
&emdio1_slot1 {
|
|
aquantia_phy1: ethernet-phy@4 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
reg = <0x0>;
|
|
};
|
|
|
|
aquantia_phy2: ethernet-phy@5 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
reg = <0x1>;
|
|
};
|
|
|
|
aquantia_phy3: ethernet-phy@6 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
reg = <0x2>;
|
|
};
|
|
|
|
aquantia_phy4: ethernet-phy@7 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
reg = <0x3>;
|
|
};
|
|
};
|
|
|
|
&emdio1_slot2 {
|
|
sgmii_phy1: ethernet-phy@1c {
|
|
reg = <0x1c>;
|
|
};
|
|
|
|
sgmii_phy2: ethernet-phy@1d {
|
|
reg = <0x1d>;
|
|
};
|
|
|
|
sgmii_phy3: ethernet-phy@1e {
|
|
reg = <0x1e>;
|
|
};
|
|
|
|
sgmii_phy4: ethernet-phy@1f {
|
|
reg = <0x1f>;
|
|
};
|
|
};
|