mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-07 21:54:45 +00:00
5ddfd3f441
Linux displays the real PCIe card connected to a mvebu PCIe slot as device 0, not 1. This is done by setting local dev number to 1, so that the local "Marvell Memory controller" device is on address 1. Let's do it also in U-Boot. With this commit the pci command in U-Boot prints something like: => pci Scanning PCI devices on bus 0 BusDevFun VendorId DeviceId Device Class Sub-Class _____________________________________________________________ 00.00.00 0x168c 0x003c Network controller 0x80 Signed-off-by: Marek Behún <marek.behun@nic.cz> Cc: Stefan Roese <sr@denx.de> Cc: Phil Sutter <phil@nwl.cc> Cc: Mario Six <mario.six@gdsys.cc> Cc: Baruch Siach <baruch@tkos.co.il> Reviewed-by: Stefan Roese <sr@denx.de> |
||
---|---|---|
.. | ||
fsl_pci_init.c | ||
Kconfig | ||
Makefile | ||
pci-aardvark.c | ||
pci-emul-uclass.c | ||
pci-rcar-gen2.c | ||
pci-rcar-gen3.c | ||
pci-uclass.c | ||
pci.c | ||
pci_auto.c | ||
pci_auto_common.c | ||
pci_auto_old.c | ||
pci_common.c | ||
pci_compat.c | ||
pci_ftpci100.c | ||
pci_gt64120.c | ||
pci_indirect.c | ||
pci_internal.h | ||
pci_mpc85xx.c | ||
pci_msc01.c | ||
pci_mvebu.c | ||
pci_octeontx.c | ||
pci_rom.c | ||
pci_sandbox.c | ||
pci_sh4.c | ||
pci_sh7751.c | ||
pci_sh7780.c | ||
pci_tegra.c | ||
pci_x86.c | ||
pcie_brcmstb.c | ||
pcie_dw_mvebu.c | ||
pcie_dw_rockchip.c | ||
pcie_dw_ti.c | ||
pcie_ecam_generic.c | ||
pcie_fsl.c | ||
pcie_fsl.h | ||
pcie_fsl_fixup.c | ||
pcie_imx.c | ||
pcie_intel_fpga.c | ||
pcie_iproc.c | ||
pcie_layerscape.c | ||
pcie_layerscape.h | ||
pcie_layerscape_ep.c | ||
pcie_layerscape_fixup.c | ||
pcie_layerscape_fixup_common.c | ||
pcie_layerscape_fixup_common.h | ||
pcie_layerscape_gen4.c | ||
pcie_layerscape_gen4.h | ||
pcie_layerscape_gen4_fixup.c | ||
pcie_layerscape_rc.c | ||
pcie_mediatek.c | ||
pcie_phytium.c | ||
pcie_rockchip.c | ||
pcie_xilinx.c |