mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 05:04:26 +00:00
6b69f15fd6
clk: - Add driver for Xilinx Clocking Wizard IP fdt: - Also record architecture in /fit-images net: - Fix plat/priv data handling in axi emac - Add support for 10G/25G speeds pca953x: - Add missing dependency on i2c serial: - Fix dependencies for DEBUG uart for pl010/pl011 - Add setconfig option for cadence serial driver watchdog: - Add cadence wdt expire now function zynq: - Update DT bindings to reflect the latest state and descriptions zynqmp: - Update DT bindings to reflect the latest state and descriptions - SPL: Add support for ECC DRAM initialization - Fix R5 core 1 handling logic - Enable firmware driver for mini configurations - Enable secure boot, regulators, wdt - Add support xck devices and 67dr - Add psu init for sm/smk-k26 SOMs - Add handling for MMC seq number via mmc_get_env_dev() - Handle reserved memory locations - Add support for u-boot.itb generation for secure OS - Handle BL32 handoffs for secure OS - Add support for 64bit addresses for u-boot.its generation - Change eeprom handling via nvmem aliases -----BEGIN PGP SIGNATURE----- iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCYN105QAKCRDKSWXLKUoM IZiFAJ9CIiEpHiBbnAhA0VOMGoaXHGULywCdED/5dNgVtc1C7y4avzETbEyWzD4= =CdMa -----END PGP SIGNATURE----- Merge tag 'xilinx-for-v2021.10' of https://source.denx.de/u-boot/custodians/u-boot-microblaze into next Xilinx changes for v2021.10 clk: - Add driver for Xilinx Clocking Wizard IP fdt: - Also record architecture in /fit-images net: - Fix plat/priv data handling in axi emac - Add support for 10G/25G speeds pca953x: - Add missing dependency on i2c serial: - Fix dependencies for DEBUG uart for pl010/pl011 - Add setconfig option for cadence serial driver watchdog: - Add cadence wdt expire now function zynq: - Update DT bindings to reflect the latest state and descriptions zynqmp: - Update DT bindings to reflect the latest state and descriptions - SPL: Add support for ECC DRAM initialization - Fix R5 core 1 handling logic - Enable firmware driver for mini configurations - Enable secure boot, regulators, wdt - Add support xck devices and 67dr - Add psu init for sm/smk-k26 SOMs - Add handling for MMC seq number via mmc_get_env_dev() - Handle reserved memory locations - Add support for u-boot.itb generation for secure OS - Handle BL32 handoffs for secure OS - Add support for 64bit addresses for u-boot.its generation - Change eeprom handling via nvmem aliases
54 lines
2 KiB
Makefile
54 lines
2 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (c) 2015 Google, Inc
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK) += clk-uclass.o
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK) += clk_fixed_rate.o
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK) += clk_fixed_factor.o
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK_CCF) += clk.o clk-divider.o clk-mux.o clk-gate.o
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK_CCF) += clk-fixed-factor.o
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK_COMPOSITE_CCF) += clk-composite.o
|
|
|
|
obj-y += analogbits/
|
|
obj-y += imx/
|
|
obj-y += tegra/
|
|
obj-y += ti/
|
|
obj-$(CONFIG_ARCH_ASPEED) += aspeed/
|
|
obj-$(CONFIG_ARCH_MEDIATEK) += mediatek/
|
|
obj-$(CONFIG_ARCH_MTMIPS) += mtmips/
|
|
obj-$(CONFIG_ARCH_MESON) += meson/
|
|
obj-$(CONFIG_ARCH_ROCKCHIP) += rockchip/
|
|
obj-$(CONFIG_ARCH_SOCFPGA) += altera/
|
|
obj-$(CONFIG_CLK_AT91) += at91/
|
|
obj-$(CONFIG_CLK_MVEBU) += mvebu/
|
|
obj-$(CONFIG_CLK_BCM6345) += clk_bcm6345.o
|
|
obj-$(CONFIG_CLK_BOSTON) += clk_boston.o
|
|
obj-$(CONFIG_CLK_EXYNOS) += exynos/
|
|
obj-$(CONFIG_$(SPL_TPL_)CLK_INTEL) += intel/
|
|
obj-$(CONFIG_CLK_HSDK) += clk-hsdk-cgu.o
|
|
obj-$(CONFIG_CLK_K210) += clk_kendryte.o
|
|
obj-$(CONFIG_CLK_MPC83XX) += mpc83xx_clk.o
|
|
obj-$(CONFIG_CLK_MPFS) += microchip/
|
|
obj-$(CONFIG_CLK_OCTEON) += clk_octeon.o
|
|
obj-$(CONFIG_CLK_OWL) += owl/
|
|
obj-$(CONFIG_CLK_RENESAS) += renesas/
|
|
obj-$(CONFIG_CLK_SCMI) += clk_scmi.o
|
|
obj-$(CONFIG_CLK_SIFIVE) += sifive/
|
|
obj-$(CONFIG_ARCH_SUNXI) += sunxi/
|
|
obj-$(CONFIG_CLK_STM32F) += clk_stm32f.o
|
|
obj-$(CONFIG_CLK_STM32MP1) += clk_stm32mp1.o
|
|
obj-$(CONFIG_CLK_UNIPHIER) += uniphier/
|
|
obj-$(CONFIG_CLK_VEXPRESS_OSC) += clk_vexpress_osc.o
|
|
obj-$(CONFIG_CLK_ZYNQ) += clk_zynq.o
|
|
obj-$(CONFIG_CLK_ZYNQMP) += clk_zynqmp.o
|
|
obj-$(CONFIG_CLK_XLNX_CLKWZRD) += clk-xlnx-clock-wizard.o
|
|
obj-$(CONFIG_ICS8N3QV01) += ics8n3qv01.o
|
|
obj-$(CONFIG_MACH_PIC32) += clk_pic32.o
|
|
obj-$(CONFIG_SANDBOX) += clk_sandbox.o
|
|
obj-$(CONFIG_SANDBOX) += clk_sandbox_test.o
|
|
obj-$(CONFIG_SANDBOX_CLK_CCF) += clk_sandbox_ccf.o
|
|
obj-$(CONFIG_STM32H7) += clk_stm32h7.o
|
|
obj-$(CONFIG_CLK_VERSAL) += clk_versal.o
|
|
obj-$(CONFIG_CLK_CDCE9XX) += clk-cdce9xx.o
|