mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 06:12:58 +00:00
862e2e75e8
RISC-V defines the base integer instruction sets as RV32I and RV64I. Rename CPU_RISCV_32 and CPU_RISCV_64 to ARCH_RV32I and ARCH_RV64I to match this convention. Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Rick Chen <rick@andestech.com>
37 lines
846 B
Text
37 lines
846 B
Text
CONFIG_RISCV=y
|
|
CONFIG_SYS_TEXT_BASE=0x00000000
|
|
CONFIG_TARGET_AX25_AE350=y
|
|
CONFIG_ARCH_RV64I=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_FIT=y
|
|
CONFIG_BOOTDELAY=3
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
|
CONFIG_SYS_PROMPT="RISC-V # "
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_SF=y
|
|
CONFIG_CMD_SF_TEST=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_BOOTP_PREFER_SERVERIP=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_OF_BOARD=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="ae350"
|
|
CONFIG_ENV_IS_IN_SPI_FLASH=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_MMC=y
|
|
CONFIG_FTSDC010=y
|
|
CONFIG_FTSDC010_SDIO=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_CFI_FLASH=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
CONFIG_FTMAC100=y
|
|
CONFIG_BAUDRATE=38400
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_SPI=y
|
|
CONFIG_ATCSPI200_SPI=y
|
|
CONFIG_ATCPIT100_TIMER=y
|