mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 19:28:36 +00:00
f13606b77d
ARC HS and ARC EM are new cores based on ARCv2 ISA which is binary incompatible with ISAv1 (AKA ARCompact). Significant difference between ISAv2 and v1 is implementation of interrupt vector table. In v1 it is implemented in the same way as on many other architectures - as a special location where user may put whether code executed in place (if machine word of space is enough) or jump to a full-scale interrupt handler. In v2 interrupt table is just an array of adresses of real interrupt handlers. That requires a separate section for IVT that is not encoded as code by assembler. This change adds support for following cores: * ARC EM6 (simple 32-bit microcontroller without MMU) * ARC HS36 (advanced 32-bit microcontroller without MMU) * ARC HS38 (advanced 32-bit microcontroller with MMU) As a part of ARC HS38 new version of MMU (v4) was introduced. Also this change adds AXS131 board which is the same DW ARC SDP base board but with ARC HS38 CPU tile. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
30 lines
710 B
C
30 lines
710 B
C
/*
|
|
* Copyright (C) 2013-2014 Synopsys, Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARC_CACHE_H
|
|
#define __ASM_ARC_CACHE_H
|
|
|
|
#include <config.h>
|
|
|
|
#ifdef CONFIG_ARC_CACHE_LINE_SHIFT
|
|
#define CONFIG_SYS_CACHELINE_SIZE (1 << CONFIG_ARC_CACHE_LINE_SHIFT)
|
|
#define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
|
#else
|
|
/* Satisfy users of ARCH_DMA_MINALIGN */
|
|
#define ARCH_DMA_MINALIGN 128
|
|
#endif
|
|
|
|
#if defined(ARC_MMU_ABSENT)
|
|
#define CONFIG_ARC_MMU_VER 0
|
|
#elif defined(CONFIG_ARC_MMU_V2)
|
|
#define CONFIG_ARC_MMU_VER 2
|
|
#elif defined(CONFIG_ARC_MMU_V3)
|
|
#define CONFIG_ARC_MMU_VER 3
|
|
#elif defined(CONFIG_ARC_MMU_V4)
|
|
#define CONFIG_ARC_MMU_VER 4
|
|
#endif
|
|
|
|
#endif /* __ASM_ARC_CACHE_H */
|