u-boot/arch/arm/mach-at91/include/mach/sama7g5.h
Eugen Hristev 558378a4cd ARM: mach-at91: add support for new SoC sama7g5
Add support for new SoC sama7g5

Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com>
2020-09-25 10:39:22 +03:00

74 lines
1.8 KiB
C

/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Chip-specific header file for the SAMA7G5 SoC
*
* Copyright (C) 2020 Microchip Technology, Inc. and its subsidiaries
* Eugen Hristev <eugen.hristev@microchip.com>
*/
#ifndef __SAMA7G5_H__
#define __SAMA7G5_H__
/*
* Peripheral identifiers/interrupts.
*/
#define ATMEL_ID_FLEXCOM0 38
#define ATMEL_ID_FLEXCOM1 39
#define ATMEL_ID_FLEXCOM2 40
#define ATMEL_ID_FLEXCOM3 41
#define ATMEL_ID_SDMMC0 80
#define ATMEL_ID_SDMMC1 81
#define ATMEL_ID_PIT64B0 70
#define ATMEL_ID_PIT64B ATMEL_ID_PIT64B0
#define ATMEL_CHIPID_CIDR 0xe0020000
#define ATMEL_CHIPID_EXID 0xe0020004
/*
* User Peripherals physical base addresses.
*/
#define ATMEL_BASE_PIOA 0xe0014000
#define ATMEL_BASE_PIOB (ATMEL_BASE_PIOA + 0x40)
#define ATMEL_BASE_PIOC (ATMEL_BASE_PIOB + 0x40)
#define ATMEL_BASE_PIOD (ATMEL_BASE_PIOC + 0x40)
#define ATMEL_BASE_PIOE (ATMEL_BASE_PIOD + 0x40)
#define ATMEL_PIO_PORTS 5
#define CPU_HAS_PCR
#define ATMEL_BASE_PMC 0xe0018000
#define ATMEL_BASE_WDT 0xe001c000
#define ATMEL_BASE_RSTC 0xe001d000
#define ATMEL_BASE_WDTS 0xe001d180
#define ATMEL_BASE_SCKCR 0xe001d050
#define ATMEL_BASE_SDMMC0 0xe1204000
#define ATMEL_BASE_SDMMC1 0xe1208000
#define ATMEL_BASE_PIT64B0 0xe1800000
#define ATMEL_BASE_FLEXCOM0 0xe1818000
#define ATMEL_BASE_FLEXCOM1 0xe181c000
#define ATMEL_BASE_FLEXCOM2 0xe1820000
#define ATMEL_BASE_FLEXCOM3 0xe1824000
#define ATMEL_BASE_FLEXCOM4 0xe2018000
#define ATMEL_BASE_TZC400 0xe3000000
#define ATMEL_BASE_UMCTL2 0xe3800000
#define ATMEL_BASE_UMCTL2_MP 0xe38003f8
#define ATMEL_BASE_PUBL 0xe3804000
#define ATMEL_NUM_FLEXCOM 12
#define ATMEL_PIO_PORTS 5
#define ATMEL_BASE_PIT64BC ATMEL_BASE_PIT64B0
#ifndef __ASSEMBLY__
char *get_cpu_name(void);
#endif
#endif /* #ifndef __SAMA7G5_H__ */