mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 07:43:07 +00:00
d705527a89
The am335x from BeagleBone use i2c EEPROM to detect capes. The memory is wired to i2c bus 2 therefore it need to be enabled. Add i2c2 clock, pinmux description and pinmux enable function. Signed-off-by: Kory Maincent <kory.maincent@bootlin.com>
98 lines
2.5 KiB
C
98 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* board.h
|
|
*
|
|
* TI AM335x boards information header
|
|
*
|
|
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
|
*/
|
|
|
|
#ifndef _BOARD_H_
|
|
#define _BOARD_H_
|
|
|
|
/**
|
|
* AM335X (EMIF_4D) EMIF REG_COS_COUNT_1, REG_COS_COUNT_2, and
|
|
* REG_PR_OLD_COUNT values to avoid LCDC DMA FIFO underflows and Frame
|
|
* Synchronization Lost errors. The values are the biggest that work
|
|
* reliably with offered video modes and the memory subsystem on the
|
|
* boards. These register have are briefly documented in "7.3.3.5.2
|
|
* Command Starvation" section of AM335x TRM. The REG_COS_COUNT_1 and
|
|
* REG_COS_COUNT_2 do not have any effect on current versions of
|
|
* AM335x.
|
|
*/
|
|
#define EMIF_OCP_CONFIG_BEAGLEBONE_BLACK 0x00141414
|
|
#define EMIF_OCP_CONFIG_AM335X_EVM 0x003d3d3d
|
|
|
|
static inline int board_is_bone(void)
|
|
{
|
|
return board_ti_is("A335BONE");
|
|
}
|
|
|
|
static inline int board_is_bone_lt(void)
|
|
{
|
|
return board_ti_is("A335BNLT");
|
|
}
|
|
|
|
static inline int board_is_pb(void)
|
|
{
|
|
return board_ti_is("A335PBGL");
|
|
}
|
|
|
|
static inline int board_is_bbg1(void)
|
|
{
|
|
return board_is_bone_lt() && !strncmp(board_ti_get_rev(), "BBG1", 4);
|
|
}
|
|
|
|
static inline int board_is_bben(void)
|
|
{
|
|
return board_is_bone_lt() && !strncmp(board_ti_get_rev(), "SE", 2);
|
|
}
|
|
|
|
static inline int board_is_beaglebonex(void)
|
|
{
|
|
return board_is_pb() || board_is_bone() || board_is_bone_lt() ||
|
|
board_is_bbg1() || board_is_bben();
|
|
}
|
|
|
|
static inline int board_is_evm_sk(void)
|
|
{
|
|
return board_ti_is("A335X_SK");
|
|
}
|
|
|
|
static inline int board_is_idk(void)
|
|
{
|
|
return !strncmp(board_ti_get_config(), "SKU#02", 6);
|
|
}
|
|
|
|
static inline int board_is_gp_evm(void)
|
|
{
|
|
return board_ti_is("A33515BB");
|
|
}
|
|
|
|
static inline int board_is_evm_15_or_later(void)
|
|
{
|
|
return (board_is_gp_evm() &&
|
|
strncmp("1.5", board_ti_get_rev(), 3) <= 0);
|
|
}
|
|
|
|
static inline int board_is_icev2(void)
|
|
{
|
|
return board_ti_is("A335_ICE") && !strncmp("2", board_ti_get_rev(), 1);
|
|
}
|
|
|
|
/*
|
|
* We have three pin mux functions that must exist. We must be able to enable
|
|
* uart0, for initial output and i2c0 to read the main EEPROM. We then have a
|
|
* main pinmux function that can be overridden to enable all other pinmux that
|
|
* is required on the board.
|
|
*/
|
|
void enable_uart0_pin_mux(void);
|
|
void enable_uart1_pin_mux(void);
|
|
void enable_uart2_pin_mux(void);
|
|
void enable_uart3_pin_mux(void);
|
|
void enable_uart4_pin_mux(void);
|
|
void enable_uart5_pin_mux(void);
|
|
void enable_i2c0_pin_mux(void);
|
|
void enable_i2c2_pin_mux(void);
|
|
void enable_board_pin_mux(void);
|
|
#endif
|