mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
e63510d1cb
Since commitc2dd0d455and45bf05854introduced the new cache maintainance framework to ARM, CONFIG_L2_OFF has not been used at all. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
146 lines
4.3 KiB
C
146 lines
4.3 KiB
C
/*
|
|
* Copyright (C) 2011 Samsung Electronics
|
|
*
|
|
* Configuration settings for the SAMSUNG ORIGEN (EXYNOS4210) board.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/* High Level Configuration Options */
|
|
#define CONFIG_SAMSUNG 1 /* SAMSUNG core */
|
|
#define CONFIG_S5P 1 /* S5P Family */
|
|
#define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */
|
|
#define CONFIG_ORIGEN 1 /* working with ORIGEN*/
|
|
|
|
#include <asm/arch/cpu.h> /* get chip and board defs */
|
|
|
|
#define CONFIG_ARCH_CPU_INIT
|
|
#define CONFIG_DISPLAY_CPUINFO
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
|
|
#define CONFIG_SYS_DCACHE_OFF 1
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x40000000
|
|
#define CONFIG_SYS_TEXT_BASE 0x43E00000
|
|
|
|
/* input clock of PLL: ORIGEN has 24MHz input clock */
|
|
#define CONFIG_SYS_CLK_FREQ 24000000
|
|
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_CMDLINE_EDITING
|
|
|
|
#define CONFIG_MACH_TYPE MACH_TYPE_ORIGEN
|
|
|
|
/* Power Down Modes */
|
|
#define S5P_CHECK_SLEEP 0x00000BAD
|
|
#define S5P_CHECK_DIDLE 0xBAD00000
|
|
#define S5P_CHECK_LPA 0xABAD0000
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
|
|
|
|
/* select serial console configuration */
|
|
#define CONFIG_SERIAL2 1 /* use SERIAL 2 */
|
|
#define CONFIG_BAUDRATE 115200
|
|
#define EXYNOS4_DEFAULT_UART_OFFSET 0x020000
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
/* SD/MMC configuration */
|
|
#define CONFIG_GENERIC_MMC
|
|
#define CONFIG_MMC
|
|
#define CONFIG_SDHCI
|
|
#define CONFIG_S5P_SDHCI
|
|
|
|
/* PWM */
|
|
#define CONFIG_PWM 1
|
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* Command definition*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#undef CONFIG_CMD_PING
|
|
#define CONFIG_CMD_ELF
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_MMC
|
|
#define CONFIG_CMD_FAT
|
|
#undef CONFIG_CMD_NET
|
|
#undef CONFIG_CMD_NFS
|
|
|
|
#define CONFIG_BOOTDELAY 3
|
|
#define CONFIG_ZERO_BOOTDELAY_CHECK
|
|
/* MMC SPL */
|
|
#define CONFIG_SPL
|
|
#define COPY_BL2_FNPTR_ADDR 0x02020030
|
|
|
|
#define CONFIG_SPL_TEXT_BASE 0x02021410
|
|
|
|
#define CONFIG_BOOTCOMMAND "fatload mmc 0 40007000 uImage; bootm 40007000"
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
|
|
#define CONFIG_SYS_PROMPT "ORIGEN # "
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size*/
|
|
#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
|
|
/* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
/* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x6000000)
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
|
|
|
|
/* ORIGEN has 4 bank of DRAM */
|
|
#define CONFIG_NR_DRAM_BANKS 4
|
|
#define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
|
|
#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
|
|
#define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
|
|
#define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
|
|
#define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
|
|
#define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
|
|
#define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
|
|
#define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
|
|
#define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
|
|
|
|
/* FLASH and environment organization */
|
|
#define CONFIG_SYS_NO_FLASH 1
|
|
#undef CONFIG_CMD_IMLS
|
|
#define CONFIG_IDENT_STRING " for ORIGEN"
|
|
|
|
#define CONFIG_CLK_1000_400_200
|
|
|
|
/* MIU (Memory Interleaving Unit) */
|
|
#define CONFIG_MIU_2BIT_21_7_INTERLEAVED
|
|
|
|
#define CONFIG_ENV_IS_IN_MMC 1
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
#define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */
|
|
#define RESERVE_BLOCK_SIZE (512)
|
|
#define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
|
|
#define CONFIG_ENV_OFFSET (RESERVE_BLOCK_SIZE + BL1_SIZE)
|
|
#define CONFIG_DOS_PARTITION 1
|
|
|
|
#define CONFIG_SPL_LDSCRIPT "board/samsung/common/exynos-uboot-spl.lds"
|
|
#define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x02040000
|
|
|
|
/* U-boot copy size from boot Media to DRAM.*/
|
|
#define COPY_BL2_SIZE 0x80000
|
|
#define BL2_START_OFFSET ((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
|
|
#define BL2_SIZE_BLOC_COUNT (COPY_BL2_SIZE/512)
|
|
|
|
/* Enable devicetree support */
|
|
#define CONFIG_OF_LIBFDT
|
|
|
|
#endif /* __CONFIG_H */
|