mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
e6027e6f45
The H2 Lager port was broken since some time. This patch updates the H2 Lager port to use modern frameworks, DM, DT probing, SPL for the preloading and puts it on par with the M2 Porter board. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
64 lines
1.6 KiB
C
64 lines
1.6 KiB
C
/*
|
|
* include/configs/lager.h
|
|
* This file is lager board configuration.
|
|
*
|
|
* Copyright (C) 2013, 2014 Renesas Electronics Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef __LAGER_H
|
|
#define __LAGER_H
|
|
|
|
#undef DEBUG
|
|
#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Lager"
|
|
|
|
#include "rcar-gen2-common.h"
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
|
|
#define STACK_AREA_SIZE 0x00100000
|
|
#define LOW_LEVEL_MERAM_STACK \
|
|
(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
|
|
|
|
/* MEMORY */
|
|
#define RCAR_GEN2_SDRAM_BASE 0x40000000
|
|
#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
|
|
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
|
|
|
/* SCIF */
|
|
|
|
/* FLASH */
|
|
#define CONFIG_SPI
|
|
|
|
/* SH Ether */
|
|
#define CONFIG_SH_ETHER_USE_PORT 0
|
|
#define CONFIG_SH_ETHER_PHY_ADDR 0x1
|
|
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
|
#define CONFIG_SH_ETHER_CACHE_WRITEBACK
|
|
#define CONFIG_SH_ETHER_CACHE_INVALIDATE
|
|
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
|
|
#define CONFIG_BITBANGMII
|
|
#define CONFIG_BITBANGMII_MULTI
|
|
|
|
/* Board Clock */
|
|
#define RMOBILE_XTAL_CLK 20000000u
|
|
#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
|
|
#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
|
|
|
|
#define CONFIG_SYS_TMU_CLK_DIV 4
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"fdt_high=0xffffffff\0" \
|
|
"initrd_high=0xffffffff\0"
|
|
|
|
/* SPL support */
|
|
#define CONFIG_SPL_TEXT_BASE 0xe6300000
|
|
#define CONFIG_SPL_STACK 0xe6340000
|
|
#define CONFIG_SPL_MAX_SIZE 0x4000
|
|
#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x140000
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#define CONFIG_CONS_SCIF0
|
|
#define CONFIG_SH_SCIF_CLK_FREQ 65000000
|
|
#endif
|
|
|
|
#endif /* __LAGER_H */
|