mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 23:21:01 +00:00
d02a568e9a
Coreboot boards have an LPC TPM connected, so enable this. Signed-off-by: Simon Glass <sjg@chromium.org>
246 lines
7 KiB
C
246 lines
7 KiB
C
/*
|
|
* Copyright (c) 2011 The Chromium OS Authors.
|
|
* (C) Copyright 2008
|
|
* Graeme Russ, graeme.russ@gmail.com.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <asm/ibmpc.h>
|
|
/*
|
|
* board/config.h - configuration options, board specific
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
#define CONFIG_SYS_COREBOOT
|
|
#undef CONFIG_SHOW_BOOT_PROGRESS
|
|
#define CONFIG_LAST_STAGE_INIT
|
|
#define CONFIG_X86_NO_RESET_VECTOR
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Watchdog Configuration
|
|
*/
|
|
#undef CONFIG_WATCHDOG
|
|
#undef CONFIG_HW_WATCHDOG
|
|
|
|
/* SATA AHCI storage */
|
|
|
|
#define CONFIG_SCSI_AHCI
|
|
|
|
#ifdef CONFIG_SCSI_AHCI
|
|
#define CONFIG_SYS_64BIT_LBA
|
|
#define CONFIG_SATA_INTEL 1
|
|
#define CONFIG_SCSI_DEV_LIST {PCI_VENDOR_ID_INTEL, \
|
|
PCI_DEVICE_ID_INTEL_NM10_AHCI}, \
|
|
{PCI_VENDOR_ID_INTEL, \
|
|
PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_MOBILE}, \
|
|
{PCI_VENDOR_ID_INTEL, \
|
|
PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_SERIES6}, \
|
|
{PCI_VENDOR_ID_INTEL, \
|
|
PCI_DEVICE_ID_INTEL_PANTHERPOINT_AHCI_MOBILE}
|
|
|
|
#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
|
|
#define CONFIG_SYS_SCSI_MAX_LUN 1
|
|
#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
|
|
CONFIG_SYS_SCSI_MAX_LUN)
|
|
#endif
|
|
|
|
/* Generic TPM interfaced through LPC bus */
|
|
#define CONFIG_GENERIC_LPC_TPM
|
|
#define CONFIG_TPM_TIS_BASE_ADDRESS 0xfed40000
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Real Time Clock Configuration
|
|
*/
|
|
#define CONFIG_RTC_MC146818
|
|
#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Serial Configuration
|
|
*/
|
|
#define CONFIG_CONS_INDEX 1
|
|
#define CONFIG_SYS_NS16550
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
#define CONFIG_SYS_NS16550_CLK 1843200
|
|
#define CONFIG_BAUDRATE 9600
|
|
#define CONFIG_SYS_BAUDRATE_TABLE {300, 600, 1200, 2400, 4800, \
|
|
9600, 19200, 38400, 115200}
|
|
#define CONFIG_SYS_NS16550_COM1 UART0_BASE
|
|
#define CONFIG_SYS_NS16550_COM2 UART1_BASE
|
|
#define CONFIG_SYS_NS16550_PORT_MAPPED
|
|
|
|
/* max. 1 IDE bus */
|
|
#define CONFIG_SYS_IDE_MAXBUS 1
|
|
/* max. 1 drive per IDE bus */
|
|
#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS * 1)
|
|
|
|
#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_ISA_IO_BASE_ADDRESS
|
|
#define CONFIG_SYS_ATA_IDE0_OFFSET 0x01f0
|
|
#define CONFIG_SYS_ATA_IDE1_OFFSET 0x0170
|
|
#define CONFIG_SYS_ATA_DATA_OFFSET 0
|
|
#define CONFIG_SYS_ATA_REG_OFFSET 0
|
|
#define CONFIG_SYS_ATA_ALT_OFFSET 0x200
|
|
|
|
|
|
#define CONFIG_SUPPORT_VFAT
|
|
/************************************************************
|
|
* ATAPI support (experimental)
|
|
************************************************************/
|
|
#define CONFIG_ATAPI
|
|
|
|
/************************************************************
|
|
* DISK Partition support
|
|
************************************************************/
|
|
#define CONFIG_DOS_PARTITION
|
|
#define CONFIG_MAC_PARTITION
|
|
#define CONFIG_ISO_PARTITION /* Experimental */
|
|
|
|
#define CONFIG_CMD_CBFS
|
|
#define CONFIG_CMD_EXT4
|
|
#define CONFIG_CMD_EXT4_WRITE
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Video Configuration
|
|
*/
|
|
#undef CONFIG_VIDEO
|
|
#undef CONFIG_CFB_CONSOLE
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#define CONFIG_CMD_BDI
|
|
#define CONFIG_CMD_BOOTD
|
|
#define CONFIG_CMD_CONSOLE
|
|
#define CONFIG_CMD_DATE
|
|
#define CONFIG_CMD_ECHO
|
|
#undef CONFIG_CMD_FLASH
|
|
#define CONFIG_CMD_FPGA
|
|
#define CONFIG_CMD_IMI
|
|
#undef CONFIG_CMD_IMLS
|
|
#define CONFIG_CMD_IRQ
|
|
#define CONFIG_CMD_ITEST
|
|
#define CONFIG_CMD_LOADB
|
|
#define CONFIG_CMD_LOADS
|
|
#define CONFIG_CMD_MEMORY
|
|
#define CONFIG_CMD_MISC
|
|
#define CONFIG_CMD_NET
|
|
#undef CONFIG_CMD_NFS
|
|
#define CONFIG_CMD_PCI
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_RUN
|
|
#define CONFIG_CMD_SAVEENV
|
|
#define CONFIG_CMD_SETGETDCR
|
|
#define CONFIG_CMD_SOURCE
|
|
#define CONFIG_CMD_XIMG
|
|
#define CONFIG_CMD_IDE
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_EXT2
|
|
|
|
#define CONFIG_BOOTDELAY 2
|
|
#define CONFIG_BOOTARGS "root=/dev/mtdblock0 console=ttyS0,9600"
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_KGDB_BAUDRATE 115200
|
|
#define CONFIG_KGDB_SER_INDEX 2
|
|
#endif
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_SYS_PROMPT "boot > "
|
|
#define CONFIG_SYS_CBSIZE 256
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
sizeof(CONFIG_SYS_PROMPT) + \
|
|
16)
|
|
#define CONFIG_SYS_MAXARGS 16
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x00100000
|
|
#define CONFIG_SYS_MEMTEST_END 0x01000000
|
|
#define CONFIG_SYS_LOAD_ADDR 0x100000
|
|
#define CONFIG_SYS_HZ 1000
|
|
#define CONFIG_SYS_X86_ISR_TIMER
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* SDRAM Configuration
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 4
|
|
|
|
/* CONFIG_SYS_SDRAM_DRCTMCTL Overrides the following*/
|
|
#undef CONFIG_SYS_SDRAM_PRECHARGE_DELAY
|
|
#undef CONFIG_SYS_SDRAM_RAS_CAS_DELAY
|
|
#undef CONFIG_SYS_SDRAM_CAS_LATENCY_2T
|
|
#undef CONFIG_SYS_SDRAM_CAS_LATENCY_3T
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* CPU Features
|
|
*/
|
|
|
|
#define CONFIG_SYS_GENERIC_TIMER
|
|
#define CONFIG_SYS_PCAT_INTERRUPTS
|
|
#define CONFIG_SYS_NUM_IRQS 16
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Memory organization:
|
|
* 32kB Stack
|
|
* 16kB Cache-As-RAM @ 0x19200000
|
|
* 256kB Monitor
|
|
* (128kB + Environment Sector Size) malloc pool
|
|
*/
|
|
#define CONFIG_SYS_STACK_SIZE (32 * 1024)
|
|
#define CONFIG_SYS_CAR_ADDR 0x19200000
|
|
#define CONFIG_SYS_CAR_SIZE (16 * 1024)
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (0x20000 + 128 * 1024)
|
|
|
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH configuration
|
|
*/
|
|
#define CONFIG_SYS_NO_FLASH
|
|
#undef CONFIG_FLASH_CFI_DRIVER
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 1
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Environment configuration
|
|
*/
|
|
#define CONFIG_ENV_IS_NOWHERE
|
|
#define CONFIG_ENV_SIZE 0x01000
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PCI configuration
|
|
*/
|
|
#define CONFIG_PCI
|
|
|
|
#endif /* __CONFIG_H */
|