mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-09-26 17:32:08 +00:00
e519f03a18
There is no real need to exactly define space for saving patterns for alternate memory test. It is much easier to allocate space on the stack and use it instead of trying to find out space where pattern should be saved. For example if you want to test the whole DDR memory you can't save patter to DDR and you need to find it out. On Xilinx devices DDR or OCM addresses were chosen but that means that OCM needs to be mapped and U-Boot has access permission there. It is easier to remove this limitation and simply save it on stack because it is very clear that memory test can't rewrite U-Boot and U-Boot has also full access to memory where runs from. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Stefan Roese <sr@denx.de> Reviewed-by: Heiko Schocher <hs@denx.de>
69 lines
1.9 KiB
C
69 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuation settings for the sh7753evb board
|
|
*
|
|
* Copyright (C) 2012 Renesas Solutions Corp.
|
|
*/
|
|
|
|
#ifndef __SH7753EVB_H
|
|
#define __SH7753EVB_H
|
|
|
|
#define CONFIG_CPU_SH7753 1
|
|
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
|
|
|
/* MEMORY */
|
|
#define SH7753EVB_SDRAM_BASE (0x40000000)
|
|
#define SH7753EVB_SDRAM_SIZE (512 * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_PBSIZE 256
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
|
|
|
|
/* SCIF */
|
|
#define CONFIG_CONS_SCIF2 1
|
|
|
|
#define CONFIG_SYS_MEMTEST_START (SH7753EVB_SDRAM_BASE)
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
|
|
480 * 1024 * 1024)
|
|
#undef CONFIG_SYS_LOADS_BAUD_CHANGE
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE (SH7753EVB_SDRAM_BASE)
|
|
#define CONFIG_SYS_SDRAM_SIZE (SH7753EVB_SDRAM_SIZE)
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
|
|
128 * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
|
#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
|
|
|
|
/* Ether */
|
|
#define CONFIG_SH_ETHER_USE_PORT 0
|
|
#define CONFIG_SH_ETHER_PHY_ADDR 18
|
|
#define CONFIG_SH_ETHER_CACHE_WRITEBACK 1
|
|
#define CONFIG_SH_ETHER_USE_GETHER 1
|
|
#define CONFIG_BITBANGMII_MULTI
|
|
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RGMII
|
|
|
|
#define SH7753EVB_ETHERNET_MAC_BASE_SPI 0x00090000
|
|
#define SH7753EVB_SPI_SECTOR_SIZE (64 * 1024)
|
|
#define SH7753EVB_ETHERNET_MAC_BASE SH7753EVB_ETHERNET_MAC_BASE_SPI
|
|
#define SH7753EVB_ETHERNET_MAC_SIZE 17
|
|
#define SH7753EVB_ETHERNET_NUM_CH 2
|
|
|
|
/* SPI */
|
|
#define CONFIG_SH_SPI_BASE 0xfe002000
|
|
|
|
/* MMCIF */
|
|
#define CONFIG_SH_MMCIF_ADDR 0xffcb0000
|
|
#define CONFIG_SH_MMCIF_CLK 48000000
|
|
|
|
/* ENV setting */
|
|
#define CONFIG_ENV_OVERWRITE 1
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"netboot=bootp; bootm\0"
|
|
|
|
/* Board Clock */
|
|
#define CONFIG_SYS_CLK_FREQ 48000000
|
|
#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
|
|
#endif /* __SH7753EVB_H */
|