mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
c2a2123e33
If dcache is switched OFF to ON state and if non-cached memory is used, this non-cached memory must be re-declared as uncached to mmu each time dcache is set ON. Introduce noncached_set_region() to set this non-cached region's mmu settings. Let architecture override it by defining it as a weak function. For ARM architecture, noncached_set_region() defines all noncached region as non-cacheable. Issue found on STM32MP1 platform using dwc_eth_qos ethernet driver, when going from dcache OFF to dcache ON state, ethernet driver issued TX timeout errors when performing dhcp or ping. It can be reproduced with the following sequence: dhcp while true ; do ping 192.168.1.300 ; dcache off ; ping 192.168.1.300 ; dcache on ; done Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Cc: Marek Vasut <marex@denx.de> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Ramon Fried <rfried.dev@gmail.com> Cc: Stephen Warren <swarren@nvidia.com> Reviewed-by: Marek Vasut <marex@denx.de>
115 lines
2.2 KiB
C
115 lines
2.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*/
|
|
|
|
/*
|
|
* Cache support: switch on or off, get status
|
|
*/
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <cpu_func.h>
|
|
#include <linux/compiler.h>
|
|
|
|
static int parse_argv(const char *);
|
|
|
|
void __weak invalidate_icache_all(void)
|
|
{
|
|
/* please define arch specific invalidate_icache_all */
|
|
puts("No arch specific invalidate_icache_all available!\n");
|
|
}
|
|
|
|
__weak void noncached_set_region(void)
|
|
{
|
|
}
|
|
|
|
static int do_icache(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
switch (argc) {
|
|
case 2: /* on / off / flush */
|
|
switch (parse_argv(argv[1])) {
|
|
case 0:
|
|
icache_disable();
|
|
break;
|
|
case 1:
|
|
icache_enable();
|
|
break;
|
|
case 2:
|
|
invalidate_icache_all();
|
|
break;
|
|
default:
|
|
return CMD_RET_USAGE;
|
|
}
|
|
break;
|
|
case 1: /* get status */
|
|
printf("Instruction Cache is %s\n",
|
|
icache_status() ? "ON" : "OFF");
|
|
return 0;
|
|
default:
|
|
return CMD_RET_USAGE;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
void __weak flush_dcache_all(void)
|
|
{
|
|
puts("No arch specific flush_dcache_all available!\n");
|
|
/* please define arch specific flush_dcache_all */
|
|
}
|
|
|
|
static int do_dcache(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
switch (argc) {
|
|
case 2: /* on / off / flush */
|
|
switch (parse_argv(argv[1])) {
|
|
case 0:
|
|
dcache_disable();
|
|
break;
|
|
case 1:
|
|
dcache_enable();
|
|
noncached_set_region();
|
|
break;
|
|
case 2:
|
|
flush_dcache_all();
|
|
break;
|
|
default:
|
|
return CMD_RET_USAGE;
|
|
}
|
|
break;
|
|
case 1: /* get status */
|
|
printf("Data (writethrough) Cache is %s\n",
|
|
dcache_status() ? "ON" : "OFF");
|
|
return 0;
|
|
default:
|
|
return CMD_RET_USAGE;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int parse_argv(const char *s)
|
|
{
|
|
if (strcmp(s, "flush") == 0)
|
|
return 2;
|
|
else if (strcmp(s, "on") == 0)
|
|
return 1;
|
|
else if (strcmp(s, "off") == 0)
|
|
return 0;
|
|
|
|
return -1;
|
|
}
|
|
|
|
|
|
U_BOOT_CMD(
|
|
icache, 2, 1, do_icache,
|
|
"enable or disable instruction cache",
|
|
"[on, off, flush]\n"
|
|
" - enable, disable, or flush instruction cache"
|
|
);
|
|
|
|
U_BOOT_CMD(
|
|
dcache, 2, 1, do_dcache,
|
|
"enable or disable data cache",
|
|
"[on, off, flush]\n"
|
|
" - enable, disable, or flush data (writethrough) cache"
|
|
);
|