mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-29 22:43:10 +00:00
7031224000
Move bootph-all prop to common SoC dt file, because they are typically used by multiple boards. Unreferenced nodes are removed from the SPL device tree during a normal build. Suggested-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Eugen Hristev <eugen.hristev@collabora.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
422 lines
9.6 KiB
Text
422 lines
9.6 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd.
|
|
*/
|
|
|
|
#include "rockchip-u-boot.dtsi"
|
|
#include <dt-bindings/phy/phy.h>
|
|
|
|
/ {
|
|
aliases {
|
|
spi0 = &spi0;
|
|
spi1 = &spi1;
|
|
spi2 = &spi2;
|
|
spi3 = &spi3;
|
|
spi4 = &spi4;
|
|
spi5 = &sfc;
|
|
};
|
|
|
|
dmc {
|
|
compatible = "rockchip,rk3588-dmc";
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
usbdrd3_0: usbdrd3_0 {
|
|
compatible = "rockchip,rk3588-dwc3", "rockchip,rk3399-dwc3";
|
|
clocks = <&cru REF_CLK_USB3OTG0>, <&cru SUSPEND_CLK_USB3OTG0>,
|
|
<&cru ACLK_USB3OTG0>;
|
|
clock-names = "ref", "suspend", "bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
status = "disabled";
|
|
|
|
usbdrd_dwc3_0: usb@fc000000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x0 0xfc000000 0x0 0x400000>;
|
|
interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
resets = <&cru SRST_A_USB3OTG0>;
|
|
reset-names = "usb3-otg";
|
|
dr_mode = "otg";
|
|
phys = <&u2phy0_otg>, <&usbdp_phy0_u3>;
|
|
phy-names = "usb2-phy", "usb3-phy";
|
|
phy_type = "utmi_wide";
|
|
snps,dis_enblslpm_quirk;
|
|
snps,dis-u1-entry-quirk;
|
|
snps,dis-u2-entry-quirk;
|
|
snps,dis-u2-freeclk-exists-quirk;
|
|
snps,dis-del-phy-power-chg-quirk;
|
|
snps,dis-tx-ipgap-linecheck-quirk;
|
|
quirk-skip-phy-init;
|
|
};
|
|
};
|
|
|
|
usb_host0_ehci: usb@fc800000 {
|
|
compatible = "generic-ehci";
|
|
reg = <0x0 0xfc800000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST_ARB0>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb_host0_ohci: usb@fc840000 {
|
|
compatible = "generic-ohci";
|
|
reg = <0x0 0xfc840000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST_ARB0>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb_host1_ehci: usb@fc880000 {
|
|
compatible = "generic-ehci";
|
|
reg = <0x0 0xfc880000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST1>, <&cru HCLK_HOST_ARB1>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb_host1_ohci: usb@fc8c0000 {
|
|
compatible = "generic-ohci";
|
|
reg = <0x0 0xfc8c0000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST1>, <&cru HCLK_HOST_ARB1>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pmu1_grf: syscon@fd58a000 {
|
|
bootph-all;
|
|
compatible = "rockchip,rk3588-pmu1-grf", "syscon";
|
|
reg = <0x0 0xfd58a000 0x0 0x2000>;
|
|
};
|
|
|
|
pipe_phy0_grf: syscon@fd5bc000 {
|
|
compatible = "rockchip,pipe-phy-grf", "syscon";
|
|
reg = <0x0 0xfd5bc000 0x0 0x100>;
|
|
};
|
|
|
|
usb2phy0_grf: syscon@fd5d0000 {
|
|
compatible = "rockchip,rk3588-usb2phy-grf", "syscon",
|
|
"simple-mfd";
|
|
reg = <0x0 0xfd5d0000 0x0 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
u2phy0: usb2-phy@0 {
|
|
compatible = "rockchip,rk3588-usb2phy";
|
|
reg = <0x0 0x10>;
|
|
interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
resets = <&cru SRST_OTGPHY_U3_0>, <&cru SRST_P_USB2PHY_U3_0_GRF0>;
|
|
reset-names = "phy", "apb";
|
|
clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
|
|
clock-names = "phyclk";
|
|
clock-output-names = "usb480m_phy0";
|
|
#clock-cells = <0>;
|
|
rockchip,usbctrl-grf = <&usb_grf>;
|
|
status = "disabled";
|
|
|
|
u2phy0_otg: otg-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
usb2phy2_grf: syscon@fd5d8000 {
|
|
compatible = "rockchip,rk3588-usb2phy-grf", "syscon",
|
|
"simple-mfd";
|
|
reg = <0x0 0xfd5d8000 0x0 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
u2phy2: usb2-phy@8000 {
|
|
compatible = "rockchip,rk3588-usb2phy";
|
|
reg = <0x8000 0x10>;
|
|
interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
|
|
clock-names = "phyclk";
|
|
#clock-cells = <0>;
|
|
status = "disabled";
|
|
|
|
u2phy2_host: host-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
vo0_grf: syscon@fd5a6000 {
|
|
compatible = "rockchip,rk3588-vo-grf", "syscon";
|
|
reg = <0x0 0xfd5a6000 0x0 0x2000>;
|
|
clocks = <&cru PCLK_VO0GRF>;
|
|
};
|
|
|
|
usb_grf: syscon@fd5ac000 {
|
|
compatible = "rockchip,rk3588-usb-grf", "syscon";
|
|
reg = <0x0 0xfd5ac000 0x0 0x4000>;
|
|
};
|
|
|
|
usb2phy3_grf: syscon@fd5dc000 {
|
|
compatible = "rockchip,rk3588-usb2phy-grf", "syscon",
|
|
"simple-mfd";
|
|
reg = <0x0 0xfd5dc000 0x0 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
u2phy3: usb2-phy@c000 {
|
|
compatible = "rockchip,rk3588-usb2phy";
|
|
reg = <0xc000 0x10>;
|
|
interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
|
|
clock-names = "phyclk";
|
|
#clock-cells = <0>;
|
|
status = "disabled";
|
|
|
|
u2phy3_host: host-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
usbdpphy0_grf: syscon@fd5c8000 {
|
|
compatible = "rockchip,rk3588-usbdpphy-grf", "syscon";
|
|
reg = <0x0 0xfd5c8000 0x0 0x4000>;
|
|
};
|
|
|
|
pcie2x1l2: pcie@fe190000 {
|
|
compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
bus-range = <0x40 0x4f>;
|
|
clocks = <&cru ACLK_PCIE_1L2_MSTR>, <&cru ACLK_PCIE_1L2_SLV>,
|
|
<&cru ACLK_PCIE_1L2_DBI>, <&cru PCLK_PCIE_1L2>,
|
|
<&cru CLK_PCIE_AUX4>, <&cru CLK_PCIE1L2_PIPE>;
|
|
clock-names = "aclk_mst", "aclk_slv",
|
|
"aclk_dbi", "pclk",
|
|
"aux", "pipe";
|
|
device_type = "pci";
|
|
interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
interrupt-names = "sys", "pmc", "msg", "legacy", "err";
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie2x1l2_intc 0>,
|
|
<0 0 0 2 &pcie2x1l2_intc 1>,
|
|
<0 0 0 3 &pcie2x1l2_intc 2>,
|
|
<0 0 0 4 &pcie2x1l2_intc 3>;
|
|
linux,pci-domain = <4>;
|
|
num-ib-windows = <8>;
|
|
num-ob-windows = <8>;
|
|
num-viewport = <4>;
|
|
max-link-speed = <2>;
|
|
msi-map = <0x4000 &gic 0x4000 0x1000>;
|
|
num-lanes = <1>;
|
|
phys = <&combphy0_ps PHY_TYPE_PCIE>;
|
|
phy-names = "pcie-phy";
|
|
power-domains = <&power RK3588_PD_PCIE>;
|
|
ranges = <0x01000000 0x0 0xf4100000 0x0 0xf4100000 0x0 0x00100000>,
|
|
<0x02000000 0x0 0xf4200000 0x0 0xf4200000 0x0 0x00e00000>,
|
|
<0x03000000 0x0 0x40000000 0xa 0x00000000 0x0 0x40000000>;
|
|
reg = <0xa 0x41000000 0x0 0x00400000>,
|
|
<0x0 0xfe190000 0x0 0x00010000>,
|
|
<0x0 0xf4000000 0x0 0x00100000>;
|
|
reg-names = "dbi", "apb", "config";
|
|
resets = <&cru SRST_PCIE4_POWER_UP>, <&cru SRST_P_PCIE4>;
|
|
reset-names = "pcie", "periph";
|
|
rockchip,pipe-grf = <&php_grf>;
|
|
status = "disabled";
|
|
|
|
pcie2x1l2_intc: legacy-interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 250 IRQ_TYPE_EDGE_RISING 0>;
|
|
};
|
|
};
|
|
|
|
sfc: spi@fe2b0000 {
|
|
compatible = "rockchip,sfc";
|
|
reg = <0x0 0xfe2b0000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>;
|
|
clock-names = "clk_sfc", "hclk_sfc";
|
|
status = "disabled";
|
|
};
|
|
|
|
rng: rng@fe378000 {
|
|
compatible = "rockchip,trngv1";
|
|
reg = <0x0 0xfe378000 0x0 0x200>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usbdp_phy0: phy@fed80000 {
|
|
compatible = "rockchip,rk3588-usbdp-phy";
|
|
reg = <0x0 0xfed80000 0x0 0x10000>;
|
|
rockchip,u2phy-grf = <&usb2phy0_grf>;
|
|
rockchip,usb-grf = <&usb_grf>;
|
|
rockchip,usbdpphy-grf = <&usbdpphy0_grf>;
|
|
rockchip,vo-grf = <&vo0_grf>;
|
|
clocks = <&cru CLK_USBDPPHY_MIPIDCPPHY_REF>,
|
|
<&cru CLK_USBDP_PHY0_IMMORTAL>,
|
|
<&cru PCLK_USBDPPHY0>,
|
|
<&u2phy0>;
|
|
clock-names = "refclk", "immortal", "pclk", "utmi";
|
|
resets = <&cru SRST_USBDP_COMBO_PHY0_INIT>,
|
|
<&cru SRST_USBDP_COMBO_PHY0_CMN>,
|
|
<&cru SRST_USBDP_COMBO_PHY0_LANE>,
|
|
<&cru SRST_USBDP_COMBO_PHY0_PCS>,
|
|
<&cru SRST_P_USBDPPHY0>;
|
|
reset-names = "init", "cmn", "lane", "pcs_apb", "pma_apb";
|
|
status = "disabled";
|
|
|
|
usbdp_phy0_dp: dp-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usbdp_phy0_u3: usb3-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
combphy0_ps: phy@fee00000 {
|
|
compatible = "rockchip,rk3588-naneng-combphy";
|
|
reg = <0x0 0xfee00000 0x0 0x100>;
|
|
#phy-cells = <1>;
|
|
clocks = <&cru CLK_REF_PIPE_PHY0>, <&cru PCLK_PCIE_COMBO_PIPE_PHY0>,
|
|
<&cru PCLK_PHP_ROOT>;
|
|
clock-names = "refclk", "apbclk", "phpclk";
|
|
assigned-clocks = <&cru CLK_REF_PIPE_PHY0>;
|
|
assigned-clock-rates = <100000000>;
|
|
resets = <&cru SRST_P_PCIE2_PHY0>, <&cru SRST_REF_PIPE_PHY0>;
|
|
reset-names = "combphy-apb", "combphy";
|
|
rockchip,pipe-grf = <&php_grf>;
|
|
rockchip,pipe-phy-grf = <&pipe_phy0_grf>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
&emmc_bus8 {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_clk {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_cmd {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_data_strobe {
|
|
bootph-all;
|
|
};
|
|
|
|
&emmc_rstnout {
|
|
bootph-all;
|
|
};
|
|
|
|
&pinctrl {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_none {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_up_drv_level_2 {
|
|
bootph-all;
|
|
};
|
|
|
|
&pcfg_pull_up {
|
|
bootph-all;
|
|
};
|
|
|
|
&xin24m {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&cru {
|
|
bootph-pre-ram;
|
|
status = "okay";
|
|
};
|
|
|
|
&sys_grf {
|
|
bootph-pre-ram;
|
|
status = "okay";
|
|
};
|
|
|
|
&scmi {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&scmi_clk {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&sdmmc {
|
|
bootph-pre-ram;
|
|
u-boot,spl-fifo-mode;
|
|
};
|
|
|
|
&sdhci {
|
|
bootph-pre-ram;
|
|
u-boot,spl-fifo-mode;
|
|
};
|
|
|
|
&sdmmc_bus4 {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc_clk {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc_cmd {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdmmc_det {
|
|
bootph-all;
|
|
};
|
|
|
|
&uart2 {
|
|
clock-frequency = <24000000>;
|
|
bootph-pre-ram;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart2m0_xfer {
|
|
bootph-all;
|
|
};
|
|
|
|
&ioc {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
#ifdef CONFIG_ROCKCHIP_SPI_IMAGE
|
|
&binman {
|
|
simple-bin-spi {
|
|
mkimage {
|
|
args = "-n", CONFIG_SYS_SOC, "-T", "rksd";
|
|
offset = <0x8000>;
|
|
};
|
|
};
|
|
};
|
|
#endif
|