mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-29 22:43:10 +00:00
7937af120b
Update the am62 and am625 device-trees from linux v6.5-rc1. This needed the following tweaks to the u-boot specific dtsi as well: - Switch tick-timer to the main_timer as it's now defined in the main dtsi - Secure proxies are defined in SoC dtsi - Drop duplicate nodes - u-boot.dtsi is includes in r5-sk, no need for either the definitions from main.dtsi OR duplication from u-boot.dtsi Reviewed-by: Roger Quadros <rogerq@kernel.org> Reviewed-by: Maxime Ripard <mripard@kernel.org> Tested-by: Maxime Ripard <mripard@kernel.org> Cc: Francesco Dolcini <francesco@dolcini.it> Cc: Sjoerd Simons <sjoerd@collabora.com> Cc: Wadim Egorov <w.egorov@phytec.de> Signed-off-by: Nishanth Menon <nm@ti.com>
131 lines
1.3 KiB
Text
131 lines
1.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Common AM625 SK dts file for SPLs
|
|
* Copyright (C) 2021-2022 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#include "k3-am625-sk-binman.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
tick-timer = &main_timer0;
|
|
};
|
|
|
|
aliases {
|
|
mmc1 = &sdhci1;
|
|
};
|
|
|
|
memory@80000000 {
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&cbass_main {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_timer0 {
|
|
clock-frequency = <25000000>;
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&dmss {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&secure_proxy_main {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&dmsc {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&k3_pds {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&k3_clks {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&k3_reset {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&wkup_conf {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&chipid {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_pmx0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_uart0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_uart0_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&cbass_mcu {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&cbass_wakeup {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&mcu_pmx0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&sdhci1 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_mmc1_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&fss {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&ospi0_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&ospi0 {
|
|
bootph-pre-ram;
|
|
|
|
flash@0 {
|
|
bootph-pre-ram;
|
|
|
|
partitions {
|
|
bootph-pre-ram;
|
|
|
|
partition@3fc0000 {
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&cpsw3g {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&cpsw_port1 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&cpsw_port2 {
|
|
status = "disabled";
|
|
};
|