mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-26 21:13:48 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
79 lines
1.9 KiB
C
79 lines
1.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2012
|
|
* eInfochips Ltd. <www.einfochips.com>
|
|
* Written-by: Ajay Bhargav <contact@8051projects.net>
|
|
*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <usb.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/armada100.h>
|
|
#include <asm/arch/utmi-armada100.h>
|
|
|
|
static int utmi_phy_init(void)
|
|
{
|
|
struct armd1usb_phy_reg *phy_regs =
|
|
(struct armd1usb_phy_reg *)UTMI_PHY_BASE;
|
|
int timeout;
|
|
|
|
setbits_le32(&phy_regs->utmi_ctrl, INPKT_DELAY_SOF | PLL_PWR_UP);
|
|
udelay(1000);
|
|
setbits_le32(&phy_regs->utmi_ctrl, PHY_PWR_UP);
|
|
|
|
clrbits_le32(&phy_regs->utmi_pll, PLL_FBDIV_MASK | PLL_REFDIV_MASK);
|
|
setbits_le32(&phy_regs->utmi_pll, N_DIVIDER << PLL_FBDIV | M_DIVIDER);
|
|
|
|
setbits_le32(&phy_regs->utmi_tx, PHSEL_VAL << CK60_PHSEL);
|
|
|
|
/* Calibrate pll */
|
|
timeout = 10000;
|
|
while (--timeout && ((readl(&phy_regs->utmi_pll) & PLL_READY) == 0))
|
|
;
|
|
if (!timeout)
|
|
return -1;
|
|
|
|
udelay(200);
|
|
setbits_le32(&phy_regs->utmi_pll, VCOCAL_START);
|
|
udelay(400);
|
|
clrbits_le32(&phy_regs->utmi_pll, VCOCAL_START);
|
|
|
|
udelay(200);
|
|
setbits_le32(&phy_regs->utmi_tx, RCAL_START);
|
|
udelay(400);
|
|
clrbits_le32(&phy_regs->utmi_tx, RCAL_START);
|
|
|
|
timeout = 10000;
|
|
while (--timeout && ((readl(&phy_regs->utmi_pll) & PLL_READY) == 0))
|
|
;
|
|
if (!timeout)
|
|
return -1;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Initialize USB host controller's UTMI Physical interface
|
|
*/
|
|
int utmi_init(void)
|
|
{
|
|
struct armd1mpmu_registers *mpmu_regs =
|
|
(struct armd1mpmu_registers *)ARMD1_MPMU_BASE;
|
|
|
|
struct armd1apmu_registers *apmu_regs =
|
|
(struct armd1apmu_registers *)ARMD1_APMU_BASE;
|
|
|
|
/* Turn on 26Mhz ref clock for UTMI PLL */
|
|
setbits_le32(&mpmu_regs->acgr, APB2_26M_EN | AP_26M);
|
|
|
|
/* USB Clock reset */
|
|
writel(USB_SPH_AXICLK_EN, &apmu_regs->usbcrc);
|
|
writel(USB_SPH_AXICLK_EN | USB_SPH_AXI_RST, &apmu_regs->usbcrc);
|
|
|
|
/* Initialize UTMI transceiver */
|
|
return utmi_phy_init();
|
|
}
|