u-boot/arch/arm/mach-k3/j721e
Suman Anna cfd50dfb72 clk: ti: k3: Update driver to account for divider flags
The K3 SoCs have some PLL output clocks (POSTDIV clocks) which in
turn serve as inputs to other HSDIV output clocks. These clocks use
the actual value to compute the divider clock rate, and need to be
registered with the CLK_DIVIDER_ONE_BASED flags. The current k3-clk
driver and data lacks the infrastructure to pass in divider flags.
Update the driver and data to account for these divider flags.

Signed-off-by: Suman Anna <s-anna@ti.com>
Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
2021-09-17 14:47:03 -04:00
..
clk-data.c clk: ti: k3: Update driver to account for divider flags 2021-09-17 14:47:03 -04:00
dev-data.c arm: mach-k3: Add note to auto-generated files 2021-09-17 14:47:03 -04:00
Makefile arm: mach-k3: Add platform data for j721e and j7200 2021-06-11 16:34:52 +05:30