mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-22 11:13:07 +00:00
9675d92027
As the RISC-V ACLINT specification is defined to be backward compatible with the SiFive CLINT specification, we rename SiFive CLINT to RISC-V ALINT in the source tree to be future-proof. Signed-off-by: Bin Meng <bmeng@tinylab.org> Reviewed-by: Rick Chen <rick@andestech.com>
17 lines
396 B
Text
17 lines
396 B
Text
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
|
|
|
|
config GENERIC_RISCV
|
|
bool
|
|
select BINMAN if SPL
|
|
select ARCH_EARLY_INIT_R
|
|
imply CPU
|
|
imply CPU_RISCV
|
|
imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
|
|
imply RISCV_ACLINT if RISCV_MMODE
|
|
imply SPL_RISCV_ACLINT if SPL_RISCV_MMODE
|
|
imply CMD_CPU
|
|
imply SPL_CPU
|
|
imply SPL_OPENSBI
|
|
imply SPL_LOAD_FIT
|