mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
b979e35230
The board uses T-topology for the four x16 DRAM chips, so remove the write-leveling from the SPL as that is only usefly on fly-by topology and can be harmful on T-topology. Also update the DRAM timing with values from calibration on multiple boards. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Stefano Babic <sbabic@denx.de> |
||
|---|---|---|
| .. | ||
| dh_imx6.c | ||
| dh_imx6_spl.c | ||
| Kconfig | ||
| MAINTAINERS | ||
| Makefile | ||