mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
e23bb6a438
These files are used by both SPL and main U-Boot. Signed-off-by: Tom Warren <twarren@nvidia.com>
506 lines
23 KiB
C
506 lines
23 KiB
C
/*
|
|
* Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* Tegra114 pin multiplexing functions */
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/tegra.h>
|
|
#include <asm/arch/pinmux.h>
|
|
|
|
struct tegra_pingroup_desc {
|
|
const char *name;
|
|
enum pmux_func funcs[4];
|
|
enum pmux_func func_safe;
|
|
enum pmux_vddio vddio;
|
|
enum pmux_pin_io io;
|
|
};
|
|
|
|
#define PMUX_MUXCTL_SHIFT 0
|
|
#define PMUX_PULL_SHIFT 2
|
|
#define PMUX_TRISTATE_SHIFT 4
|
|
#define PMUX_TRISTATE_MASK (1 << PMUX_TRISTATE_SHIFT)
|
|
#define PMUX_IO_SHIFT 5
|
|
#define PMUX_OD_SHIFT 6
|
|
#define PMUX_LOCK_SHIFT 7
|
|
#define PMUX_IO_RESET_SHIFT 8
|
|
|
|
/* Convenient macro for defining pin group properties */
|
|
#define PIN(pg_name, vdd, f0, f1, f2, f3, iod) \
|
|
{ \
|
|
.vddio = PMUX_VDDIO_ ## vdd, \
|
|
.funcs = { \
|
|
PMUX_FUNC_ ## f0, \
|
|
PMUX_FUNC_ ## f1, \
|
|
PMUX_FUNC_ ## f2, \
|
|
PMUX_FUNC_ ## f3, \
|
|
}, \
|
|
.func_safe = PMUX_FUNC_RSVD1, \
|
|
.io = PMUX_PIN_ ## iod, \
|
|
}
|
|
|
|
/* Input and output pins */
|
|
#define PINI(pg_name, vdd, f0, f1, f2, f3) \
|
|
PIN(pg_name, vdd, f0, f1, f2, f3, INPUT)
|
|
#define PINO(pg_name, vdd, f0, f1, f2, f3) \
|
|
PIN(pg_name, vdd, f0, f1, f2, f3, OUTPUT)
|
|
|
|
const struct tegra_pingroup_desc tegra_soc_pingroups[PINGRP_COUNT] = {
|
|
/* NAME VDD f0 f1 f2 f3 */
|
|
PINI(ULPI_DATA0, BB, SPI3, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA1, BB, SPI3, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA2, BB, SPI3, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA3, BB, SPI3, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA4, BB, SPI2, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA5, BB, SPI2, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA6, BB, SPI2, HSI, UARTA, ULPI),
|
|
PINI(ULPI_DATA7, BB, SPI2, HSI, UARTA, ULPI),
|
|
PINI(ULPI_CLK, BB, SPI1, SPI5, UARTD, ULPI),
|
|
PINI(ULPI_DIR, BB, SPI1, SPI5, UARTD, ULPI),
|
|
PINI(ULPI_NXT, BB, SPI1, SPI5, UARTD, ULPI),
|
|
PINI(ULPI_STP, BB, SPI1, SPI5, UARTD, ULPI),
|
|
PINI(DAP3_FS, BB, I2S2, SPI5, DISPA, DISPB),
|
|
PINI(DAP3_DIN, BB, I2S2, SPI5, DISPA, DISPB),
|
|
PINI(DAP3_DOUT, BB, I2S2, SPI5, DISPA, DISPB),
|
|
PINI(DAP3_SCLK, BB, I2S2, SPI5, DISPA, DISPB),
|
|
PINI(GPIO_PV0, BB, USB, RSVD2, RSVD3, RSVD4),
|
|
PINI(GPIO_PV1, BB, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(SDMMC1_CLK, SDMMC1, SDMMC1, CLK12, RSVD3, RSVD4),
|
|
PINI(SDMMC1_CMD, SDMMC1, SDMMC1, SPDIF, SPI4, UARTA),
|
|
PINI(SDMMC1_DAT3, SDMMC1, SDMMC1, SPDIF, SPI4, UARTA),
|
|
PINI(SDMMC1_DAT2, SDMMC1, SDMMC1, PWM0, SPI4, UARTA),
|
|
PINI(SDMMC1_DAT1, SDMMC1, SDMMC1, PWM1, SPI4, UARTA),
|
|
PINI(SDMMC1_DAT0, SDMMC1, SDMMC1, RSVD2, SPI4, UARTA),
|
|
PINI(GPIO_PV2, BB, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(GPIO_PV3, BB, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(CLK2_OUT, SDMMC1, EXTPERIPH2, RSVD2, RSVD3, RSVD4),
|
|
PINI(CLK2_REQ, SDMMC1, DAP, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_PWR1, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_PWR2, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_SDIN, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_SDOUT, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_WR_N, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_CS0_N, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_DC0, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_SCK, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_PWR0, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_PCLK, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_DE, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_HSYNC, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_VSYNC, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D0, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D1, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D2, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D3, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D4, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D5, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D6, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D7, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D8, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D9, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D10, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D11, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D12, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D13, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D14, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D15, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D16, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D17, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D18, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D19, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D20, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D21, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D22, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_D23, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_CS1_N, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_M1, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINO(LCD_DC1, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(HDMI_INT, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(DDC_SCL, LCD, I2C4, RSVD2, RSVD3, RSVD4),
|
|
PINI(DDC_SDA, LCD, I2C4, RSVD2, RSVD3, RSVD4),
|
|
PINI(CRT_HSYNC, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(CRT_VSYNC, LCD, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D0, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D1, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D2, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D3, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D4, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D5, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D6, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D7, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D8, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D9, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D10, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_D11, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_PCLK, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_MCLK, VI, RSVD1, RSVD3, RSVD3, RSVD4),
|
|
PINI(VI_VSYNC, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(VI_HSYNC, VI, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(UART2_RXD, UART, UARTB, SPDIF, UARTA, SPI4),
|
|
PINI(UART2_TXD, UART, UARTB, SPDIF, UARTA, SPI4),
|
|
PINI(UART2_RTS_N, UART, UARTA, UARTB, RSVD3, SPI4),
|
|
PINI(UART2_CTS_N, UART, UARTA, UARTB, RSVD3, SPI4),
|
|
PINI(UART3_TXD, UART, UARTC, RSVD2, RSVD3, SPI4),
|
|
PINI(UART3_RXD, UART, UARTC, RSVD2, RSVD3, SPI4),
|
|
PINI(UART3_CTS_N, UART, UARTC, SDMMC1, DTV, SPI4),
|
|
PINI(UART3_RTS_N, UART, UARTC, PWM0, DTV, DISPA),
|
|
PINI(GPIO_PU0, UART, OWR, UARTA, RSVD3, RSVD4),
|
|
PINI(GPIO_PU1, UART, RSVD1, UARTA, RSVD3, RSVD4),
|
|
PINI(GPIO_PU2, UART, RSVD1, UARTA, RSVD3, RSVD4),
|
|
PINI(GPIO_PU3, UART, PWM0, UARTA, DISPA, DISPB),
|
|
PINI(GPIO_PU4, UART, PWM1, UARTA, DISPA, DISPB),
|
|
PINI(GPIO_PU5, UART, PWM2, UARTA, DISPA, DISPB),
|
|
PINI(GPIO_PU6, UART, PWM3, UARTA, USB, DISPB),
|
|
PINI(GEN1_I2C_SDA, UART, I2C1, RSVD2, RSVD3, RSVD4),
|
|
PINI(GEN1_I2C_SCL, UART, I2C1, RSVD2, RSVD3, RSVD4),
|
|
PINI(DAP4_FS, UART, I2S3, RSVD2, DTV, RSVD4),
|
|
PINI(DAP4_DIN, UART, I2S3, RSVD2, RSVD3, RSVD4),
|
|
PINI(DAP4_DOUT, UART, I2S3, RSVD2, DTV, RSVD4),
|
|
PINI(DAP4_SCLK, UART, I2S3, RSVD2, RSVD3, RSVD4),
|
|
PINI(CLK3_OUT, UART, EXTPERIPH3, RSVD2, RSVD3, RSVD4),
|
|
PINI(CLK3_REQ, UART, DEV3, RSVD2, RSVD3, RSVD4),
|
|
PINI(GMI_WP_N, GMI, RSVD1, NAND, GMI, GMI_ALT),
|
|
PINI(GMI_IORDY, GMI, SDMMC2, RSVD2, GMI, TRACE),
|
|
PINI(GMI_WAIT, GMI, SPI4, NAND, GMI, DTV),
|
|
PINI(GMI_ADV_N, GMI, RSVD1, NAND, GMI, TRACE),
|
|
PINI(GMI_CLK, GMI, SDMMC2, NAND, GMI, TRACE),
|
|
PINI(GMI_CS0_N, GMI, RSVD1, NAND, GMI, USB),
|
|
PINI(GMI_CS1_N, GMI, RSVD1, NAND, GMI, SOC),
|
|
PINI(GMI_CS2_N, GMI, SDMMC2, NAND, GMI, TRACE),
|
|
PINI(GMI_CS3_N, GMI, SDMMC2, NAND, GMI, GMI_ALT),
|
|
PINI(GMI_CS4_N, GMI, USB, NAND, GMI, TRACE),
|
|
PINI(GMI_CS6_N, GMI, NAND, NAND_ALT, GMI, SPI4),
|
|
PINI(GMI_CS7_N, GMI, NAND, NAND_ALT, GMI, SDMMC2),
|
|
PINI(GMI_AD0, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD1, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD2, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD3, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD4, GMI, RSVD1, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD5, GMI, RSVD1, NAND, GMI, SPI4),
|
|
PINI(GMI_AD6, GMI, RSVD1, NAND, GMI, SPI4),
|
|
PINI(GMI_AD7, GMI, RSVD1, NAND, GMI, SPI4),
|
|
PINI(GMI_AD8, GMI, PWM0, NAND, GMI, DTV),
|
|
PINI(GMI_AD9, GMI, PWM1, NAND, GMI, CLDVFS),
|
|
PINI(GMI_AD10, GMI, PWM2, NAND, GMI, CLDVFS),
|
|
PINI(GMI_AD11, GMI, PWM3, NAND, GMI, USB),
|
|
PINI(GMI_AD12, GMI, SDMMC2, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD13, GMI, SDMMC2, NAND, GMI, RSVD4),
|
|
PINI(GMI_AD14, GMI, SDMMC2, NAND, GMI, DTV),
|
|
PINI(GMI_AD15, GMI, SDMMC2, NAND, GMI, DTV),
|
|
PINI(GMI_A16, GMI, UARTD, TRACE, GMI, GMI_ALT),
|
|
PINI(GMI_A17, GMI, UARTD, RSVD2, GMI, TRACE),
|
|
PINI(GMI_A18, GMI, UARTD, RSVD2, GMI, TRACE),
|
|
PINI(GMI_A19, GMI, UARTD, SPI4, GMI, TRACE),
|
|
PINI(GMI_WR_N, GMI, RSVD1, NAND, GMI, SPI4),
|
|
PINI(GMI_OE_N, GMI, RSVD1, NAND, GMI, SOC),
|
|
PINI(GMI_DQS, GMI, SDMMC2, NAND, GMI, TRACE),
|
|
PINI(GMI_RST_N, GMI, NAND, NAND_ALT, GMI, RSVD4),
|
|
PINI(GEN2_I2C_SCL, GMI, I2C2, RSVD2, GMI, RSVD4),
|
|
PINI(GEN2_I2C_SDA, GMI, I2C2, RSVD2, GMI, RSVD4),
|
|
PINI(SDMMC4_CLK, SDMMC4, SDMMC4, RSVD2, GMI, RSVD4),
|
|
PINI(SDMMC4_CMD, SDMMC4, SDMMC4, RSVD2, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT0, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT1, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT2, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT3, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT4, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT5, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT6, SDMMC4, SDMMC4, SPI3, GMI, RSVD4),
|
|
PINI(SDMMC4_DAT7, SDMMC4, SDMMC4, RSVD2, GMI, RSVD4),
|
|
PINI(SDMMC4_RST_N, SDMMC4, RSVD1, RSVD2, RSVD3, SDMMC4),
|
|
PINI(CAM_MCLK, CAM, VI, VI_ALT1, VI_ALT2, RSVD4),
|
|
PINI(GPIO_PCC1, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
|
PINI(GPIO_PBB0, CAM, I2S4, VI, VI_ALT1, VI_ALT3),
|
|
PINI(CAM_I2C_SCL, CAM, VGP1, I2C3, RSVD3, RSVD4),
|
|
PINI(CAM_I2C_SDA, CAM, VGP2, I2C3, RSVD3, RSVD4),
|
|
PINI(GPIO_PBB3, CAM, VGP3, DISPA, DISPB, RSVD4),
|
|
PINI(GPIO_PBB4, CAM, VGP4, DISPA, DISPB, RSVD4),
|
|
PINI(GPIO_PBB5, CAM, VGP5, DISPA, DISPB, RSVD4),
|
|
PINI(GPIO_PBB6, CAM, VGP6, DISPA, DISPB, RSVD4),
|
|
PINI(GPIO_PBB7, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
|
PINI(GPIO_PCC2, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
|
PINI(JTAG_RTCK, SYS, RTCK, RSVD2, RSVD3, RSVD4),
|
|
PINI(PWR_I2C_SCL, SYS, I2CPWR, RSVD2, RSVD3, RSVD4),
|
|
PINI(PWR_I2C_SDA, SYS, I2CPWR, RSVD2, RSVD3, RSVD4),
|
|
PINI(KB_ROW0, SYS, KBC, RSVD2, DTV, RSVD4),
|
|
PINI(KB_ROW1, SYS, KBC, RSVD2, DTV, RSVD4),
|
|
PINI(KB_ROW2, SYS, KBC, RSVD2, DTV, SOC),
|
|
PINI(KB_ROW3, SYS, KBC, DISPA, RSVD3, DISPB),
|
|
PINI(KB_ROW4, SYS, KBC, DISPA, SPI2, DISPB),
|
|
PINI(KB_ROW5, SYS, KBC, DISPA, SPI2, DISPB),
|
|
PINI(KB_ROW6, SYS, KBC, DISPA, RSVD3, DISPB),
|
|
PINI(KB_ROW7, SYS, KBC, RSVD2, CLDVFS, UARTA),
|
|
PINI(KB_ROW8, SYS, KBC, RSVD2, RSVD3, UARTA),
|
|
PINI(KB_ROW9, SYS, KBC, RSVD2, RSVD3, UARTA),
|
|
PINI(KB_ROW10, SYS, KBC, RSVD2, RSVD3, UARTA),
|
|
PINI(KB_ROW11, SYS, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(KB_ROW12, SYS, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(KB_ROW13, SYS, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(KB_ROW14, SYS, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(KB_ROW15, SYS, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(KB_COL0, SYS, KBC, USB, SPI2, EMC_DLL),
|
|
PINI(KB_COL1, SYS, KBC, RSVD2, SPI2, EMC_DLL),
|
|
PINI(KB_COL2, SYS, KBC, RSVD2, SPI2, RSVD4),
|
|
PINI(KB_COL3, SYS, KBC, DISPA, PWM2, UARTA),
|
|
PINI(KB_COL4, SYS, KBC, OWR, SDMMC3, UARTA),
|
|
PINI(KB_COL5, SYS, KBC, RSVD2, SDMMC1, RSVD4),
|
|
PINI(KB_COL6, SYS, KBC, RSVD2, SPI2, RSVD4),
|
|
PINI(KB_COL7, SYS, KBC, RSVD2, SPI2, RSVD4),
|
|
PINI(CLK_32K_OUT, SYS, BLINK, SOC, RSVD3, RSVD4),
|
|
PINI(SYS_CLK_REQ, SYS, SYSCLK, RSVD2, RSVD3, RSVD4),
|
|
PINI(CORE_PWR_REQ, SYS, PWRON, RSVD2, RSVD3, RSVD4),
|
|
PINI(CPU_PWR_REQ, SYS, CPU, RSVD2, RSVD3, RSVD4),
|
|
PINI(PWR_INT_N, SYS, PMI, RSVD2, RSVD3, RSVD4),
|
|
PINI(CLK_32K_IN, SYS, CLK, RSVD2, RSVD3, RSVD4),
|
|
PINI(OWR, SYS, OWR, RSVD2, RSVD3, RSVD4),
|
|
PINI(DAP1_FS, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
PINI(DAP1_DIN, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
PINI(DAP1_DOUT, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
PINI(DAP1_SCLK, AUDIO, I2S0, HDA, GMI, RSVD4),
|
|
PINI(CLK1_REQ, AUDIO, DAP, DAP1, RSVD3, RSVD4),
|
|
PINI(CLK1_OUT, AUDIO, EXTPERIPH1, DAP2, RSVD3, RSVD4),
|
|
PINI(SPDIF_IN, AUDIO, SPDIF, USB, RSVD3, RSVD4),
|
|
PINI(SPDIF_OUT, AUDIO, SPDIF, RSVD2, RSVD3, RSVD4),
|
|
PINI(DAP2_FS, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
PINI(DAP2_DIN, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
PINI(DAP2_DOUT, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
PINI(DAP2_SCLK, AUDIO, I2S1, HDA, RSVD3, RSVD4),
|
|
PINI(SPI2_MOSI, AUDIO, SPI6, CLDVFS, RSVD3, RSVD4),
|
|
PINI(SPI2_MISO, AUDIO, SPI6, RSVD2, RSVD3, RSVD4),
|
|
PINI(SPI2_CS0_N, AUDIO, SPI6, SPI1, RSVD3, RSVD4),
|
|
PINI(SPI2_SCK, AUDIO, SPI6, CLDVFS, RSVD3, RSVD4),
|
|
PINI(SPI1_MOSI, AUDIO, RSVD1, SPI1, SPI2, DAP2),
|
|
PINI(SPI1_SCK, AUDIO, RSVD1, SPI1, SPI2, RSVD4),
|
|
PINI(SPI1_CS0_N, AUDIO, SPI6, SPI1, SPI2, RSVD4),
|
|
PINI(SPI1_MISO, AUDIO, RSVD1, SPI1, SPI2, RSVD4),
|
|
PINI(SPI2_CS1_N, AUDIO, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(SPI2_CS2_N, AUDIO, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(SDMMC3_CLK, SDMMC3, SDMMC3, RSVD2, RSVD3, SPI3),
|
|
PINI(SDMMC3_CMD, SDMMC3, SDMMC3, PWM3, UARTA, SPI3),
|
|
PINI(SDMMC3_DAT0, SDMMC3, SDMMC3, RSVD2, RSVD3, SPI3),
|
|
PINI(SDMMC3_DAT1, SDMMC3, SDMMC3, PWM2, UARTA, SPI3),
|
|
PINI(SDMMC3_DAT2, SDMMC3, SDMMC3, PWM1, DISPA, SPI3),
|
|
PINI(SDMMC3_DAT3, SDMMC3, SDMMC3, PWM0, DISPB, SPI3),
|
|
PINI(SDMMC3_DAT4, SDMMC3, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(SDMMC3_DAT5, SDMMC3, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(SDMMC3_DAT6, SDMMC3, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(SDMMC3_DAT7, SDMMC3, RSVD1, RSVD2, RSVD3, RSVD4),
|
|
PINI(HDMI_CEC, SYS, CEC, SDMMC3, RSVD3, SOC),
|
|
PINI(SDMMC1_WP_N, SDMMC1, SDMMC1, CLK12, SPI4, UARTA),
|
|
PINI(SDMMC3_CD_N, SDMMC3, SDMMC3, OWR, RSVD3, RSVD4),
|
|
PINI(SPI1_CS1_N, AUDIO, SPI6, RSVD2, SPI2, I2C1),
|
|
PINI(SPI1_CS2_N, AUDIO, SPI6, SPI1, SPI2, I2C1),
|
|
PINI(USB_VBUS_EN0, SYS, USB, RSVD2, RSVD3, RSVD4),
|
|
PINI(USB_VBUS_EN1, SYS, USB, RSVD2, RSVD3, RSVD4),
|
|
PINI(SDMMC3_CLK_LB_IN, SDMMC3, SDMMC3, RSVD2, RSVD3, RSVD4),
|
|
PINO(SDMMC3_CLK_LB_OUT, SDMMC3, SDMMC3, RSVD2, RSVD3, RSVD4),
|
|
PINO(NAND_GMI_CLK_LB, GMI, SDMMC2, NAND, GMI, RSVD4),
|
|
PINO(RESET_OUT_N, SYS, RSVD1, RSVD2, RSVD3, RESET_OUT_N),
|
|
};
|
|
|
|
void pinmux_set_tristate(enum pmux_pingrp pin, int enable)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *tri = &pmt->pmt_ctl[pin];
|
|
u32 reg;
|
|
|
|
/* Error check on pin */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
|
|
reg = readl(tri);
|
|
if (enable)
|
|
reg |= PMUX_TRISTATE_MASK;
|
|
else
|
|
reg &= ~PMUX_TRISTATE_MASK;
|
|
writel(reg, tri);
|
|
}
|
|
|
|
void pinmux_tristate_enable(enum pmux_pingrp pin)
|
|
{
|
|
pinmux_set_tristate(pin, 1);
|
|
}
|
|
|
|
void pinmux_tristate_disable(enum pmux_pingrp pin)
|
|
{
|
|
pinmux_set_tristate(pin, 0);
|
|
}
|
|
|
|
void pinmux_set_pullupdown(enum pmux_pingrp pin, enum pmux_pull pupd)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *pull = &pmt->pmt_ctl[pin];
|
|
u32 reg;
|
|
|
|
/* Error check on pin and pupd */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
assert(pmux_pin_pupd_isvalid(pupd));
|
|
|
|
reg = readl(pull);
|
|
reg &= ~(0x3 << PMUX_PULL_SHIFT);
|
|
reg |= (pupd << PMUX_PULL_SHIFT);
|
|
writel(reg, pull);
|
|
}
|
|
|
|
void pinmux_set_func(enum pmux_pingrp pin, enum pmux_func func)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *muxctl = &pmt->pmt_ctl[pin];
|
|
int i, mux = -1;
|
|
u32 reg;
|
|
|
|
/* Error check on pin and func */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
assert(pmux_func_isvalid(func));
|
|
|
|
/* Handle special values */
|
|
if (func == PMUX_FUNC_SAFE)
|
|
func = tegra_soc_pingroups[pin].func_safe;
|
|
|
|
if (func & PMUX_FUNC_RSVD1) {
|
|
mux = func & 0x3;
|
|
} else {
|
|
/* Search for the appropriate function */
|
|
for (i = 0; i < 4; i++) {
|
|
if (tegra_soc_pingroups[pin].funcs[i] == func) {
|
|
mux = i;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
assert(mux != -1);
|
|
|
|
reg = readl(muxctl);
|
|
reg &= ~(0x3 << PMUX_MUXCTL_SHIFT);
|
|
reg |= (mux << PMUX_MUXCTL_SHIFT);
|
|
writel(reg, muxctl);
|
|
|
|
}
|
|
|
|
void pinmux_set_io(enum pmux_pingrp pin, enum pmux_pin_io io)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *pin_io = &pmt->pmt_ctl[pin];
|
|
u32 reg;
|
|
|
|
/* Error check on pin and io */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
assert(pmux_pin_io_isvalid(io));
|
|
|
|
reg = readl(pin_io);
|
|
reg &= ~(0x1 << PMUX_IO_SHIFT);
|
|
reg |= (io & 0x1) << PMUX_IO_SHIFT;
|
|
writel(reg, pin_io);
|
|
}
|
|
|
|
static int pinmux_set_lock(enum pmux_pingrp pin, enum pmux_pin_lock lock)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *pin_lock = &pmt->pmt_ctl[pin];
|
|
u32 reg;
|
|
|
|
/* Error check on pin and lock */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
assert(pmux_pin_lock_isvalid(lock));
|
|
|
|
if (lock == PMUX_PIN_LOCK_DEFAULT)
|
|
return 0;
|
|
|
|
reg = readl(pin_lock);
|
|
reg &= ~(0x1 << PMUX_LOCK_SHIFT);
|
|
if (lock == PMUX_PIN_LOCK_ENABLE)
|
|
reg |= (0x1 << PMUX_LOCK_SHIFT);
|
|
else {
|
|
/* lock == DISABLE, which isn't possible */
|
|
printf("%s: Warning: lock == %d, DISABLE is not allowed!\n",
|
|
__func__, lock);
|
|
}
|
|
writel(reg, pin_lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pinmux_set_od(enum pmux_pingrp pin, enum pmux_pin_od od)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *pin_od = &pmt->pmt_ctl[pin];
|
|
u32 reg;
|
|
|
|
/* Error check on pin and od */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
assert(pmux_pin_od_isvalid(od));
|
|
|
|
if (od == PMUX_PIN_OD_DEFAULT)
|
|
return 0;
|
|
|
|
reg = readl(pin_od);
|
|
reg &= ~(0x1 << PMUX_OD_SHIFT);
|
|
if (od == PMUX_PIN_OD_ENABLE)
|
|
reg |= (0x1 << PMUX_OD_SHIFT);
|
|
writel(reg, pin_od);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pinmux_set_ioreset(enum pmux_pingrp pin,
|
|
enum pmux_pin_ioreset ioreset)
|
|
{
|
|
struct pmux_tri_ctlr *pmt =
|
|
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
|
u32 *pin_ioreset = &pmt->pmt_ctl[pin];
|
|
u32 reg;
|
|
|
|
/* Error check on pin and ioreset */
|
|
assert(pmux_pingrp_isvalid(pin));
|
|
assert(pmux_pin_ioreset_isvalid(ioreset));
|
|
|
|
if (ioreset == PMUX_PIN_IO_RESET_DEFAULT)
|
|
return 0;
|
|
|
|
reg = readl(pin_ioreset);
|
|
reg &= ~(0x1 << PMUX_IO_RESET_SHIFT);
|
|
if (ioreset == PMUX_PIN_IO_RESET_ENABLE)
|
|
reg |= (0x1 << PMUX_IO_RESET_SHIFT);
|
|
writel(reg, pin_ioreset);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void pinmux_config_pingroup(struct pingroup_config *config)
|
|
{
|
|
enum pmux_pingrp pin = config->pingroup;
|
|
|
|
pinmux_set_func(pin, config->func);
|
|
pinmux_set_pullupdown(pin, config->pull);
|
|
pinmux_set_tristate(pin, config->tristate);
|
|
pinmux_set_io(pin, config->io);
|
|
pinmux_set_lock(pin, config->lock);
|
|
pinmux_set_od(pin, config->od);
|
|
pinmux_set_ioreset(pin, config->ioreset);
|
|
}
|
|
|
|
void pinmux_config_table(struct pingroup_config *config, int len)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < len; i++)
|
|
pinmux_config_pingroup(&config[i]);
|
|
}
|