mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
a52d2f816d
P1021 has some QE pins which need to be set in pmuxcr register before using QE functions. In this patch, pin QE0 and QE3 are set for UCC1 and UCC5 in Eth mode. QE9 and QE12 are set for MII management. QE12 needs to be released after MII access because QE12 pin is muxed with LBCTL signal. Also added relevant QE support defines unique to P1021. The P1021 QE is shared on P1012, P1016, and P1025. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
324 lines
9.3 KiB
C
324 lines
9.3 KiB
C
/*
|
|
* Copyright 2004, 2007-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* (C) Copyright 2003 Motorola Inc.
|
|
* Xianghua Xiao, (X.Xiao@motorola.com)
|
|
*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <ppc_asm.tmpl>
|
|
#include <linux/compiler.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/* --------------------------------------------------------------- */
|
|
|
|
void get_sys_info (sys_info_t * sysInfo)
|
|
{
|
|
volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
#ifdef CONFIG_FSL_CORENET
|
|
volatile ccsr_clk_t *clk = (void *)(CONFIG_SYS_FSL_CORENET_CLK_ADDR);
|
|
|
|
const u8 core_cplx_PLL[16] = {
|
|
[ 0] = 0, /* CC1 PPL / 1 */
|
|
[ 1] = 0, /* CC1 PPL / 2 */
|
|
[ 2] = 0, /* CC1 PPL / 4 */
|
|
[ 4] = 1, /* CC2 PPL / 1 */
|
|
[ 5] = 1, /* CC2 PPL / 2 */
|
|
[ 6] = 1, /* CC2 PPL / 4 */
|
|
[ 8] = 2, /* CC3 PPL / 1 */
|
|
[ 9] = 2, /* CC3 PPL / 2 */
|
|
[10] = 2, /* CC3 PPL / 4 */
|
|
[12] = 3, /* CC4 PPL / 1 */
|
|
[13] = 3, /* CC4 PPL / 2 */
|
|
[14] = 3, /* CC4 PPL / 4 */
|
|
};
|
|
|
|
const u8 core_cplx_PLL_div[16] = {
|
|
[ 0] = 1, /* CC1 PPL / 1 */
|
|
[ 1] = 2, /* CC1 PPL / 2 */
|
|
[ 2] = 4, /* CC1 PPL / 4 */
|
|
[ 4] = 1, /* CC2 PPL / 1 */
|
|
[ 5] = 2, /* CC2 PPL / 2 */
|
|
[ 6] = 4, /* CC2 PPL / 4 */
|
|
[ 8] = 1, /* CC3 PPL / 1 */
|
|
[ 9] = 2, /* CC3 PPL / 2 */
|
|
[10] = 4, /* CC3 PPL / 4 */
|
|
[12] = 1, /* CC4 PPL / 1 */
|
|
[13] = 2, /* CC4 PPL / 2 */
|
|
[14] = 4, /* CC4 PPL / 4 */
|
|
};
|
|
uint lcrr_div, i, freqCC_PLL[4], rcw_tmp;
|
|
uint ratio[4];
|
|
unsigned long sysclk = CONFIG_SYS_CLK_FREQ;
|
|
uint mem_pll_rat;
|
|
|
|
sysInfo->freqSystemBus = sysclk;
|
|
sysInfo->freqDDRBus = sysclk;
|
|
|
|
sysInfo->freqSystemBus *= (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
|
|
mem_pll_rat = (in_be32(&gur->rcwsr[0]) >> 17) & 0x1f;
|
|
if (mem_pll_rat > 2)
|
|
sysInfo->freqDDRBus *= mem_pll_rat;
|
|
else
|
|
sysInfo->freqDDRBus = sysInfo->freqSystemBus * mem_pll_rat;
|
|
|
|
ratio[0] = (in_be32(&clk->pllc1gsr) >> 1) & 0x3f;
|
|
ratio[1] = (in_be32(&clk->pllc2gsr) >> 1) & 0x3f;
|
|
ratio[2] = (in_be32(&clk->pllc3gsr) >> 1) & 0x3f;
|
|
ratio[3] = (in_be32(&clk->pllc4gsr) >> 1) & 0x3f;
|
|
for (i = 0; i < 4; i++) {
|
|
if (ratio[i] > 4)
|
|
freqCC_PLL[i] = sysclk * ratio[i];
|
|
else
|
|
freqCC_PLL[i] = sysInfo->freqSystemBus * ratio[i];
|
|
}
|
|
rcw_tmp = in_be32(&gur->rcwsr[3]);
|
|
for (i = 0; i < cpu_numcores(); i++) {
|
|
u32 c_pll_sel = (in_be32(&clk->clkc0csr + i*8) >> 27) & 0xf;
|
|
u32 cplx_pll = core_cplx_PLL[c_pll_sel];
|
|
|
|
sysInfo->freqProcessor[i] =
|
|
freqCC_PLL[cplx_pll] / core_cplx_PLL_div[c_pll_sel];
|
|
}
|
|
|
|
#define PME_CLK_SEL 0x80000000
|
|
#define FM1_CLK_SEL 0x40000000
|
|
#define FM2_CLK_SEL 0x20000000
|
|
#define HWA_ASYNC_DIV 0x04000000
|
|
#if (CONFIG_SYS_FSL_NUM_CC_PLLS == 2)
|
|
#define HWA_CC_PLL 1
|
|
#elif (CONFIG_SYS_FSL_NUM_CC_PLLS == 4)
|
|
#define HWA_CC_PLL 2
|
|
#else
|
|
#error CONFIG_SYS_FSL_NUM_CC_PLLS not set or unknown case
|
|
#endif
|
|
rcw_tmp = in_be32(&gur->rcwsr[7]);
|
|
|
|
#ifdef CONFIG_SYS_DPAA_PME
|
|
if (rcw_tmp & PME_CLK_SEL) {
|
|
if (rcw_tmp & HWA_ASYNC_DIV)
|
|
sysInfo->freqPME = freqCC_PLL[HWA_CC_PLL] / 4;
|
|
else
|
|
sysInfo->freqPME = freqCC_PLL[HWA_CC_PLL] / 2;
|
|
} else {
|
|
sysInfo->freqPME = sysInfo->freqSystemBus / 2;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
if (rcw_tmp & FM1_CLK_SEL) {
|
|
if (rcw_tmp & HWA_ASYNC_DIV)
|
|
sysInfo->freqFMan[0] = freqCC_PLL[HWA_CC_PLL] / 4;
|
|
else
|
|
sysInfo->freqFMan[0] = freqCC_PLL[HWA_CC_PLL] / 2;
|
|
} else {
|
|
sysInfo->freqFMan[0] = sysInfo->freqSystemBus / 2;
|
|
}
|
|
#if (CONFIG_SYS_NUM_FMAN) == 2
|
|
if (rcw_tmp & FM2_CLK_SEL) {
|
|
if (rcw_tmp & HWA_ASYNC_DIV)
|
|
sysInfo->freqFMan[1] = freqCC_PLL[HWA_CC_PLL] / 4;
|
|
else
|
|
sysInfo->freqFMan[1] = freqCC_PLL[HWA_CC_PLL] / 2;
|
|
} else {
|
|
sysInfo->freqFMan[1] = sysInfo->freqSystemBus / 2;
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#else
|
|
uint plat_ratio,e500_ratio,half_freqSystemBus;
|
|
#if defined(CONFIG_FSL_LBC)
|
|
uint lcrr_div;
|
|
#endif
|
|
int i;
|
|
#ifdef CONFIG_QE
|
|
__maybe_unused u32 qe_ratio;
|
|
#endif
|
|
|
|
plat_ratio = (gur->porpllsr) & 0x0000003e;
|
|
plat_ratio >>= 1;
|
|
sysInfo->freqSystemBus = plat_ratio * CONFIG_SYS_CLK_FREQ;
|
|
|
|
/* Divide before multiply to avoid integer
|
|
* overflow for processor speeds above 2GHz */
|
|
half_freqSystemBus = sysInfo->freqSystemBus/2;
|
|
for (i = 0; i < cpu_numcores(); i++) {
|
|
e500_ratio = ((gur->porpllsr) >> (i * 8 + 16)) & 0x3f;
|
|
sysInfo->freqProcessor[i] = e500_ratio * half_freqSystemBus;
|
|
}
|
|
|
|
/* Note: freqDDRBus is the MCLK frequency, not the data rate. */
|
|
sysInfo->freqDDRBus = sysInfo->freqSystemBus;
|
|
|
|
#ifdef CONFIG_DDR_CLK_FREQ
|
|
{
|
|
u32 ddr_ratio = ((gur->porpllsr) & MPC85xx_PORPLLSR_DDR_RATIO)
|
|
>> MPC85xx_PORPLLSR_DDR_RATIO_SHIFT;
|
|
if (ddr_ratio != 0x7)
|
|
sysInfo->freqDDRBus = ddr_ratio * CONFIG_DDR_CLK_FREQ;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_QE
|
|
#if defined(CONFIG_P1012) || defined(CONFIG_P1016) || \
|
|
defined(CONFIG_P1021) || defined(CONFIG_P1025)
|
|
sysInfo->freqQE = sysInfo->freqSystemBus;
|
|
#else
|
|
qe_ratio = ((gur->porpllsr) & MPC85xx_PORPLLSR_QE_RATIO)
|
|
>> MPC85xx_PORPLLSR_QE_RATIO_SHIFT;
|
|
sysInfo->freqQE = qe_ratio * CONFIG_SYS_CLK_FREQ;
|
|
#endif
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
sysInfo->freqFMan[0] = sysInfo->freqSystemBus;
|
|
#endif
|
|
|
|
#endif /* CONFIG_FSL_CORENET */
|
|
|
|
#if defined(CONFIG_FSL_LBC)
|
|
#if defined(CONFIG_SYS_LBC_LCRR)
|
|
/* We will program LCRR to this value later */
|
|
lcrr_div = CONFIG_SYS_LBC_LCRR & LCRR_CLKDIV;
|
|
#else
|
|
lcrr_div = in_be32(&(LBC_BASE_ADDR)->lcrr) & LCRR_CLKDIV;
|
|
#endif
|
|
if (lcrr_div == 2 || lcrr_div == 4 || lcrr_div == 8) {
|
|
#if defined(CONFIG_FSL_CORENET)
|
|
/* If this is corenet based SoC, bit-representation
|
|
* for four times the clock divider values.
|
|
*/
|
|
lcrr_div *= 4;
|
|
#elif !defined(CONFIG_MPC8540) && !defined(CONFIG_MPC8541) && \
|
|
!defined(CONFIG_MPC8555) && !defined(CONFIG_MPC8560)
|
|
/*
|
|
* Yes, the entire PQ38 family use the same
|
|
* bit-representation for twice the clock divider values.
|
|
*/
|
|
lcrr_div *= 2;
|
|
#endif
|
|
sysInfo->freqLocalBus = sysInfo->freqSystemBus / lcrr_div;
|
|
} else {
|
|
/* In case anyone cares what the unknown value is */
|
|
sysInfo->freqLocalBus = lcrr_div;
|
|
}
|
|
#endif
|
|
}
|
|
|
|
|
|
int get_clocks (void)
|
|
{
|
|
sys_info_t sys_info;
|
|
#ifdef CONFIG_MPC8544
|
|
volatile ccsr_gur_t *gur = (void *) CONFIG_SYS_MPC85xx_GUTS_ADDR;
|
|
#endif
|
|
#if defined(CONFIG_CPM2)
|
|
volatile ccsr_cpm_t *cpm = (ccsr_cpm_t *)CONFIG_SYS_MPC85xx_CPM_ADDR;
|
|
uint sccr, dfbrg;
|
|
|
|
/* set VCO = 4 * BRG */
|
|
cpm->im_cpm_intctl.sccr &= 0xfffffffc;
|
|
sccr = cpm->im_cpm_intctl.sccr;
|
|
dfbrg = (sccr & SCCR_DFBRG_MSK) >> SCCR_DFBRG_SHIFT;
|
|
#endif
|
|
get_sys_info (&sys_info);
|
|
gd->cpu_clk = sys_info.freqProcessor[0];
|
|
gd->bus_clk = sys_info.freqSystemBus;
|
|
gd->mem_clk = sys_info.freqDDRBus;
|
|
gd->lbc_clk = sys_info.freqLocalBus;
|
|
|
|
#ifdef CONFIG_QE
|
|
gd->qe_clk = sys_info.freqQE;
|
|
gd->brg_clk = gd->qe_clk / 2;
|
|
#endif
|
|
/*
|
|
* The base clock for I2C depends on the actual SOC. Unfortunately,
|
|
* there is no pattern that can be used to determine the frequency, so
|
|
* the only choice is to look up the actual SOC number and use the value
|
|
* for that SOC. This information is taken from application note
|
|
* AN2919.
|
|
*/
|
|
#if defined(CONFIG_MPC8540) || defined(CONFIG_MPC8541) || \
|
|
defined(CONFIG_MPC8560) || defined(CONFIG_MPC8555)
|
|
gd->i2c1_clk = sys_info.freqSystemBus;
|
|
#elif defined(CONFIG_MPC8544)
|
|
/*
|
|
* On the 8544, the I2C clock is the same as the SEC clock. This can be
|
|
* either CCB/2 or CCB/3, depending on the value of cfg_sec_freq. See
|
|
* 4.4.3.3 of the 8544 RM. Note that this might actually work for all
|
|
* 85xx, but only the 8544 has cfg_sec_freq, so it's unknown if the
|
|
* PORDEVSR2_SEC_CFG bit is 0 on all 85xx boards that are not an 8544.
|
|
*/
|
|
if (gur->pordevsr2 & MPC85xx_PORDEVSR2_SEC_CFG)
|
|
gd->i2c1_clk = sys_info.freqSystemBus / 3;
|
|
else
|
|
gd->i2c1_clk = sys_info.freqSystemBus / 2;
|
|
#else
|
|
/* Most 85xx SOCs use CCB/2, so this is the default behavior. */
|
|
gd->i2c1_clk = sys_info.freqSystemBus / 2;
|
|
#endif
|
|
gd->i2c2_clk = gd->i2c1_clk;
|
|
|
|
#if defined(CONFIG_FSL_ESDHC)
|
|
#if defined(CONFIG_MPC8569) || defined(CONFIG_P1010) ||\
|
|
defined(CONFIG_P1014)
|
|
gd->sdhc_clk = gd->bus_clk;
|
|
#else
|
|
gd->sdhc_clk = gd->bus_clk / 2;
|
|
#endif
|
|
#endif /* defined(CONFIG_FSL_ESDHC) */
|
|
|
|
#if defined(CONFIG_CPM2)
|
|
gd->vco_out = 2*sys_info.freqSystemBus;
|
|
gd->cpm_clk = gd->vco_out / 2;
|
|
gd->scc_clk = gd->vco_out / 4;
|
|
gd->brg_clk = gd->vco_out / (1 << (2 * (dfbrg + 1)));
|
|
#endif
|
|
|
|
if(gd->cpu_clk != 0) return (0);
|
|
else return (1);
|
|
}
|
|
|
|
|
|
/********************************************
|
|
* get_bus_freq
|
|
* return system bus freq in Hz
|
|
*********************************************/
|
|
ulong get_bus_freq (ulong dummy)
|
|
{
|
|
return gd->bus_clk;
|
|
}
|
|
|
|
/********************************************
|
|
* get_ddr_freq
|
|
* return ddr bus freq in Hz
|
|
*********************************************/
|
|
ulong get_ddr_freq (ulong dummy)
|
|
{
|
|
return gd->mem_clk;
|
|
}
|