mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-14 07:13:03 +00:00
ba89878d70
To improve startup times when booting from QSPI flash, the QSPI frequency can be configured very early in the boot process [1] to reduce loading times of U-Boot itself. This patch adds an option to disable setting the frequency to a default value during SoC initialization. [1] https://www.nxp.com/docs/en/application-note/AN12279.pdf Signed-off-by: Mario Kicherer <dev@kicherer.org> Signed-off-by: Peng Fan <peng.fan@nxp.com>
108 lines
2.5 KiB
Text
108 lines
2.5 KiB
Text
config ARCH_LS1021A
|
|
bool
|
|
select FSL_DEVICE_DISABLE
|
|
select FSL_IFC if !QSPI_BOOT && !SD_BOOT_QSPI
|
|
select LS102XA_STREAM_ID
|
|
select SYS_FSL_DDR_BE if SYS_FSL_DDR
|
|
select SYS_FSL_DDR_VER_50 if SYS_FSL_DDR
|
|
select SYS_FSL_IFC_BE
|
|
select SYS_FSL_ERRATUM_A008378
|
|
select SYS_FSL_ERRATUM_A008407
|
|
select SYS_FSL_ERRATUM_A008850 if SYS_FSL_DDR
|
|
select SYS_FSL_ERRATUM_A008997 if USB
|
|
select SYS_FSL_ERRATUM_A009008 if USB
|
|
select SYS_FSL_ERRATUM_A009663
|
|
select SYS_FSL_ERRATUM_A009798 if USB
|
|
select SYS_FSL_ERRATUM_A009942
|
|
select SYS_FSL_ERRATUM_A010315
|
|
select SYS_FSL_ESDHC_BE
|
|
select SYS_FSL_HAS_CCI400
|
|
select SYS_FSL_HAS_DDR3 if SYS_FSL_DDR
|
|
select SYS_FSL_HAS_DDR4 if SYS_FSL_DDR
|
|
select SYS_FSL_HAS_SEC
|
|
select SYS_FSL_SEC_COMPAT_5
|
|
select SYS_FSL_SEC_LE
|
|
select SYS_FSL_SRDS_1
|
|
select SYS_HAS_SERDES
|
|
select SYS_I2C_MXC
|
|
imply CMD_PCI
|
|
imply SCSI
|
|
imply SCSI_AHCI
|
|
|
|
menu "LS102xA architecture"
|
|
depends on ARCH_LS1021A
|
|
|
|
config FSL_DEVICE_DISABLE
|
|
bool
|
|
|
|
config LS1_DEEP_SLEEP
|
|
bool "Deep sleep"
|
|
|
|
config LS102XA_STREAM_ID
|
|
bool
|
|
|
|
config MAX_CPUS
|
|
int "Maximum number of CPUs permitted for LS102xA"
|
|
default 2
|
|
help
|
|
Set this number to the maximum number of possible CPUs in the SoC.
|
|
SoCs may have multiple clusters with each cluster may have multiple
|
|
ports. If some ports are reserved but higher ports are used for
|
|
cores, count the reserved ports. This will allocate enough memory
|
|
in spin table to properly handle all cores.
|
|
|
|
config PEN_ADDR_BIG_ENDIAN
|
|
bool
|
|
|
|
config SYS_CCI400_OFFSET
|
|
hex "Offset for CCI400 base"
|
|
depends on SYS_FSL_HAS_CCI400
|
|
default 0x180000
|
|
help
|
|
Offset for CCI400 base.
|
|
CCI400 base addr = CCSRBAR + CCI400_OFFSET
|
|
|
|
config SYS_FSL_ERRATUM_A008850
|
|
bool
|
|
help
|
|
Workaround for DDR erratum A008850
|
|
|
|
config SYS_FSL_ERRATUM_A008997
|
|
bool
|
|
help
|
|
Workaround for USB PHY erratum A008997
|
|
|
|
config SYS_FSL_ERRATUM_A009007
|
|
bool
|
|
help
|
|
Workaround for USB PHY erratum A009007
|
|
|
|
config SYS_FSL_ERRATUM_A009008
|
|
bool
|
|
help
|
|
Workaround for USB PHY erratum A009008
|
|
|
|
config SYS_FSL_ERRATUM_A009798
|
|
bool
|
|
help
|
|
Workaround for USB PHY erratum A009798
|
|
|
|
config SYS_FSL_ERRATUM_A010315
|
|
bool "Workaround for PCIe erratum A010315"
|
|
|
|
config SYS_FSL_HAS_CCI400
|
|
bool
|
|
|
|
config SYS_FSL_ERRATUM_A008407
|
|
bool
|
|
|
|
config SYS_FSL_QSPI_SKIP_CLKSEL
|
|
bool "Skip setting QSPI clock during SoC init"
|
|
default 0
|
|
help
|
|
To improve startup times when booting from QSPI flash, the QSPI
|
|
frequency can be set very early in the boot process. If this option
|
|
is enabled, the QSPI frequency will not be changed by U-Boot during
|
|
SoC initialization.
|
|
|
|
endmenu
|