mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-21 18:53:06 +00:00
08002ffd08
Device tree alignment with Linux kernel v6.3: - f5a058023239 - ARM: dts: stm32: add i2c nodes into stm32mp131.dtsi - 8539ebb435a5 - ARM: dts: stm32: enable i2c1 and i2c5 on stm32mp135f-dk.dts - 8539ebb435a5 - ARM: dts: stm32: add spi nodes into stm32mp131.dtsi - 15f72e0da4da - ARM: dts: stm32: add pinctrl and disabled spi5 node in stm32mp135f-dk - ea99a5a02ebc - ARM: dts: stm32: Create separate pinmux for qspi cs pin in stm32mp15-pinctrl.dtsi - a306d8962a24 - ARM: dts: stm32: Rename mdio0 to mdio - 0a5ebb1f3367 - ARM: dts: stm32: Replace SAI format with dai-format DT property - ccdab19738a6 - ARM: dts: stm32: add adc support to stm32mp13 - 022932ab55fd - ARM: dts: stm32: add adc pins muxing on stm32mp135f-dk - ab2806ddad9d - ARM: dts: stm32: add dummy vdd_adc regulator on stm32mp135f-dk - e46a180c060f - ARM: dts: stm32: add adc support on stm32mp135f-dk - 9ebf215fbae1 - ARM: dts: stm32: add PWR fixed regulators on stm32mp131 - 16f4ff60519a - ARM: dts: stm32: add USBPHYC and dual USB HS PHY support on stm32mp131 - 4a47f0f3e936 - ARM: dts: stm32: add UBSH EHCI and OHCI support on stm32mp131 - 2a46bb66c47f - ARM: dts: stm32: add USB OTG HS support on stm32mp131 - 9ebf215fbae1 - ARM: dts: stm32: add fixed regulators to support usb on stm32mp135f-dk - 16f4ff60519a - ARM: dts: stm32: enable USB HS phys on stm32mp135f-dk - c4e7254cf6dc - ARM: dts: stm32: enable USB Host EHCI on stm32mp135f-dk - 44978e135916 - ARM: dts: stm32: add pins for stm32g0 typec controller on stm32mp13 - 4f532403b1e5 - ARM: dts: stm32: enable USB OTG in dual role mode on stm32mp135f-dk - e1f15571c96c - ARM: dts: stm32: add mcp23017 pinctrl entry for stm32mp13 - 6cc71374002e - ARM: dts: stm32: add mcp23017 IO expander on I2C1 on stm32mp135f-dk - 7ffd2266bd32 - ARM: dts: stm32: Fix qspi pinctrl phandle for stm32mp15xx-dhcor-som - 21d83512bf2b - ARM: dts: stm32: Fix qspi pinctrl phandle for stm32mp15xx-dhcom-som - 732dbcf52f74 - ARM: dts: stm32: Fix qspi pinctrl phandle for stm32mp151a-prtt1l - 003b7c6b24f4 - ARM: dts: stm32: remove sai kernel clock on stm32mp15xx-dkx - f2b17b39bfff - ARM: dts: stm32: rename sound card on stm32mp15xx-dkx - dee3cb759d3d - ARM: dts: stm32: Remove the pins-are-numbered property - ae8cf3b48727 - ARM: dts: stm32: add i2s nodes on stm32mp131 - 619746a27bd0 - ARM: dts: stm32: add sai nodes on stm32mp131 - c5e05d08ef90 - ARM: dts: stm32: add spdifrx node on stm32mp131 - 0a5afd3ee0d0 - ARM: dts: stm32: add dfsdm node on stm32mp131 - bf9d876bea2e - ARM: dts: stm32: add timers support on stm32mp131 - a3183748371d - ARM: dts: stm32: add timer pins muxing for stm32mp135f-dk - a9060c1326bc - ARM: dts: stm32: add timers support on stm32mp135f-dk - a12154058f75 - ARM: dts: stm32: Fix User button on stm32mp135f-dk - 2f33df889e99 - ARM: dts: stm32: Use new media bus type macros - 366384e49551 - ARM: dts: stm32: Update part number NVMEM description on stm32mp131 Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Reviewed-by: Marek Vasut <marex@denx.de> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
100 lines
2.3 KiB
C
100 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later or BSD-3-Clause */
|
|
/*
|
|
* Copyright (C) STMicroelectronics 2018 - All Rights Reserved
|
|
* Author: Gabriel Fernandez <gabriel.fernandez@foss.st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_STM32MP13_RESET_H_
|
|
#define _DT_BINDINGS_STM32MP13_RESET_H_
|
|
|
|
#define TIM2_R 13568
|
|
#define TIM3_R 13569
|
|
#define TIM4_R 13570
|
|
#define TIM5_R 13571
|
|
#define TIM6_R 13572
|
|
#define TIM7_R 13573
|
|
#define LPTIM1_R 13577
|
|
#define SPI2_R 13579
|
|
#define SPI3_R 13580
|
|
#define USART3_R 13583
|
|
#define UART4_R 13584
|
|
#define UART5_R 13585
|
|
#define UART7_R 13586
|
|
#define UART8_R 13587
|
|
#define I2C1_R 13589
|
|
#define I2C2_R 13590
|
|
#define SPDIF_R 13594
|
|
#define TIM1_R 13632
|
|
#define TIM8_R 13633
|
|
#define SPI1_R 13640
|
|
#define USART6_R 13645
|
|
#define SAI1_R 13648
|
|
#define SAI2_R 13649
|
|
#define DFSDM_R 13652
|
|
#define FDCAN_R 13656
|
|
#define LPTIM2_R 13696
|
|
#define LPTIM3_R 13697
|
|
#define LPTIM4_R 13698
|
|
#define LPTIM5_R 13699
|
|
#define SYSCFG_R 13707
|
|
#define VREF_R 13709
|
|
#define DTS_R 13712
|
|
#define PMBCTRL_R 13713
|
|
#define LTDC_R 13760
|
|
#define DCMIPP_R 13761
|
|
#define DDRPERFM_R 13768
|
|
#define USBPHY_R 13776
|
|
#define STGEN_R 13844
|
|
#define USART1_R 13888
|
|
#define USART2_R 13889
|
|
#define SPI4_R 13890
|
|
#define SPI5_R 13891
|
|
#define I2C3_R 13892
|
|
#define I2C4_R 13893
|
|
#define I2C5_R 13894
|
|
#define TIM12_R 13895
|
|
#define TIM13_R 13896
|
|
#define TIM14_R 13897
|
|
#define TIM15_R 13898
|
|
#define TIM16_R 13899
|
|
#define TIM17_R 13900
|
|
#define DMA1_R 13952
|
|
#define DMA2_R 13953
|
|
#define DMAMUX1_R 13954
|
|
#define DMA3_R 13955
|
|
#define DMAMUX2_R 13956
|
|
#define ADC1_R 13957
|
|
#define ADC2_R 13958
|
|
#define USBO_R 13960
|
|
#define GPIOA_R 14080
|
|
#define GPIOB_R 14081
|
|
#define GPIOC_R 14082
|
|
#define GPIOD_R 14083
|
|
#define GPIOE_R 14084
|
|
#define GPIOF_R 14085
|
|
#define GPIOG_R 14086
|
|
#define GPIOH_R 14087
|
|
#define GPIOI_R 14088
|
|
#define TSC_R 14095
|
|
#define PKA_R 14146
|
|
#define SAES_R 14147
|
|
#define CRYP1_R 14148
|
|
#define HASH1_R 14149
|
|
#define RNG1_R 14150
|
|
#define AXIMC_R 14160
|
|
#define MDMA_R 14208
|
|
#define MCE_R 14209
|
|
#define ETH1MAC_R 14218
|
|
#define FMC_R 14220
|
|
#define QSPI_R 14222
|
|
#define SDMMC1_R 14224
|
|
#define SDMMC2_R 14225
|
|
#define CRC1_R 14228
|
|
#define USBH_R 14232
|
|
#define ETH2MAC_R 14238
|
|
|
|
/* SCMI reset domain identifiers */
|
|
#define RST_SCMI_LTDC 0
|
|
#define RST_SCMI_MDMA 1
|
|
|
|
#endif /* _DT_BINDINGS_STM32MP13_RESET_H_ */
|