mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-21 02:33:07 +00:00
181cbd4017
The XTRN_DECLARE_GLOBAL_DATA_PTR declarations in ppc code are permanently
commented out, so there are no users for this macro:
#if 1
#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
#else /* We could use plain global data, but the resulting code is bigger */
#define XTRN_DECLARE_GLOBAL_DATA_PTR extern
#define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
gd_t *gd
#endif
Remove all references to this macro, but add a documentation note regarding
the possibility of using plain global data for the GD pointer.
Signed-off-by: Ovidiu Panait <ovpanait@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Tom Rini <trini@konsulko.com>
97 lines
2.3 KiB
C
97 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2002-2010
|
|
* Copyright 2020 NXP
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*/
|
|
|
|
#ifndef __ASM_GBL_DATA_H
|
|
#define __ASM_GBL_DATA_H
|
|
|
|
#include <config.h>
|
|
#include "asm/types.h"
|
|
|
|
/* Architecture-specific global data */
|
|
struct arch_global_data {
|
|
#if defined(CONFIG_FSL_ESDHC)
|
|
u32 sdhc_clk;
|
|
u32 sdhc_per_clk;
|
|
#endif
|
|
#if defined(CONFIG_MPC8xx)
|
|
unsigned long brg_clk;
|
|
#endif
|
|
/* TODO: sjg@chromium.org: Should these be unslgned long? */
|
|
#if defined(CONFIG_MPC83xx)
|
|
#ifdef CONFIG_CLK_MPC83XX
|
|
u32 core_clk;
|
|
#else
|
|
/* There are other clocks in the MPC83XX */
|
|
u32 csb_clk;
|
|
# if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
|
|
defined(CONFIG_ARCH_MPC834X) || defined(CONFIG_ARCH_MPC837X)
|
|
u32 tsec1_clk;
|
|
u32 tsec2_clk;
|
|
u32 usbdr_clk;
|
|
# endif
|
|
# if defined(CONFIG_ARCH_MPC834X)
|
|
u32 usbmph_clk;
|
|
# endif /* CONFIG_ARCH_MPC834X */
|
|
u32 core_clk;
|
|
u32 enc_clk;
|
|
u32 lbiu_clk;
|
|
u32 lclk_clk;
|
|
# if defined(CONFIG_ARCH_MPC8308) || defined(CONFIG_ARCH_MPC831X) || \
|
|
defined(CONFIG_ARCH_MPC837X)
|
|
u32 pciexp1_clk;
|
|
u32 pciexp2_clk;
|
|
# endif
|
|
# if defined(CONFIG_ARCH_MPC837X)
|
|
u32 sata_clk;
|
|
# endif
|
|
# if defined(CONFIG_ARCH_MPC8360)
|
|
u32 mem_sec_clk;
|
|
# endif /* CONFIG_ARCH_MPC8360 */
|
|
#endif
|
|
#endif
|
|
#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
|
|
u32 lbc_clk;
|
|
void *cpu;
|
|
#endif /* CONFIG_MPC85xx || CONFIG_MPC86xx */
|
|
#if defined(CONFIG_MPC83xx) || defined(CONFIG_MPC85xx) || \
|
|
defined(CONFIG_MPC86xx)
|
|
u32 i2c1_clk;
|
|
u32 i2c2_clk;
|
|
#endif
|
|
#if defined(CONFIG_QE)
|
|
u32 qe_clk;
|
|
u32 brg_clk;
|
|
uint mp_alloc_base;
|
|
uint mp_alloc_top;
|
|
#endif /* CONFIG_QE */
|
|
#if defined(CONFIG_FSL_LAW)
|
|
u32 used_laws;
|
|
#endif
|
|
#if defined(CONFIG_E500)
|
|
u32 used_tlb_cams[(CONFIG_SYS_NUM_TLBCAMS+31)/32];
|
|
#endif
|
|
unsigned long reset_status; /* reset status register at boot */
|
|
#if defined(CONFIG_MPC83xx)
|
|
unsigned long arbiter_event_attributes;
|
|
unsigned long arbiter_event_address;
|
|
#endif
|
|
#ifdef CONFIG_SYS_FPGA_COUNT
|
|
unsigned fpga_state[CONFIG_SYS_FPGA_COUNT];
|
|
#endif
|
|
#if defined(CONFIG_WD_MAX_RATE)
|
|
unsigned long long wdt_last; /* trace watch-dog triggering rate */
|
|
#endif
|
|
#if defined(CONFIG_LWMON5)
|
|
unsigned long kbd_status;
|
|
#endif
|
|
};
|
|
|
|
#include <asm-generic/global_data.h>
|
|
|
|
#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r2")
|
|
|
|
#endif /* __ASM_GBL_DATA_H */
|