mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
05b60ac549
We want to be able to include some other system headers in phy.h but that requires us to have included common.h in the top-level first. Also, common.h includes config.h as the first thing it does, so don't include it directly. Series-to: u-boot Series-cc: Grygorii Strashko <grygorii.strashko@ti.com> Seried-cc: ti Series-process-log: sort, uniq Cover-letter: Prepare for net: phy: prevent uclass_eth device "node" field overwriting Prepare for [1] so that it doesn't break the build for a bunch of boards. There are a number of reasons this series broke the build but none of them depend on changes in the series, so fix up those situations ahead of applying that series. [1] https://patchwork.ozlabs.org/cover/940104/ END Signed-off-by: Joe Hershberger <joe.hershberger@ni.com>
131 lines
3.3 KiB
C
131 lines
3.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Atheros PHY drivers
|
|
*
|
|
* Copyright 2011, 2013 Freescale Semiconductor, Inc.
|
|
* author Andy Fleming
|
|
*/
|
|
#include <common.h>
|
|
#include <phy.h>
|
|
|
|
#define AR803x_PHY_DEBUG_ADDR_REG 0x1d
|
|
#define AR803x_PHY_DEBUG_DATA_REG 0x1e
|
|
|
|
#define AR803x_DEBUG_REG_5 0x5
|
|
#define AR803x_RGMII_TX_CLK_DLY 0x100
|
|
|
|
#define AR803x_DEBUG_REG_0 0x0
|
|
#define AR803x_RGMII_RX_CLK_DLY 0x8000
|
|
|
|
static int ar8021_config(struct phy_device *phydev)
|
|
{
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x00, 0x1200);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x3D47);
|
|
|
|
phydev->supported = phydev->drv->features;
|
|
return 0;
|
|
}
|
|
|
|
static int ar8031_config(struct phy_device *phydev)
|
|
{
|
|
if (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID ||
|
|
phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_ADDR_REG,
|
|
AR803x_DEBUG_REG_5);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_DATA_REG,
|
|
AR803x_RGMII_TX_CLK_DLY);
|
|
}
|
|
|
|
if (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID ||
|
|
phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_ADDR_REG,
|
|
AR803x_DEBUG_REG_0);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, AR803x_PHY_DEBUG_DATA_REG,
|
|
AR803x_RGMII_RX_CLK_DLY);
|
|
}
|
|
|
|
phydev->supported = phydev->drv->features;
|
|
|
|
genphy_config_aneg(phydev);
|
|
genphy_restart_aneg(phydev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ar8035_config(struct phy_device *phydev)
|
|
{
|
|
int regval;
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x0007);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
|
|
regval = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, (regval|0x0018));
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
|
|
regval = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, (regval|0x0100));
|
|
|
|
if ((phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) ||
|
|
(phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)) {
|
|
/* select debug reg 5 */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1D, 0x5);
|
|
/* enable tx delay */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1E, 0x0100);
|
|
}
|
|
|
|
if ((phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) ||
|
|
(phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID)) {
|
|
/* select debug reg 0 */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1D, 0x0);
|
|
/* enable rx delay */
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1E, 0x8000);
|
|
}
|
|
|
|
phydev->supported = phydev->drv->features;
|
|
|
|
genphy_config_aneg(phydev);
|
|
genphy_restart_aneg(phydev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct phy_driver AR8021_driver = {
|
|
.name = "AR8021",
|
|
.uid = 0x4dd040,
|
|
.mask = 0x4ffff0,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = ar8021_config,
|
|
.startup = genphy_startup,
|
|
.shutdown = genphy_shutdown,
|
|
};
|
|
|
|
static struct phy_driver AR8031_driver = {
|
|
.name = "AR8031/AR8033",
|
|
.uid = 0x4dd074,
|
|
.mask = 0xffffffef,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = ar8031_config,
|
|
.startup = genphy_startup,
|
|
.shutdown = genphy_shutdown,
|
|
};
|
|
|
|
static struct phy_driver AR8035_driver = {
|
|
.name = "AR8035",
|
|
.uid = 0x4dd072,
|
|
.mask = 0xffffffef,
|
|
.features = PHY_GBIT_FEATURES,
|
|
.config = ar8035_config,
|
|
.startup = genphy_startup,
|
|
.shutdown = genphy_shutdown,
|
|
};
|
|
|
|
int phy_atheros_init(void)
|
|
{
|
|
phy_register(&AR8021_driver);
|
|
phy_register(&AR8031_driver);
|
|
phy_register(&AR8035_driver);
|
|
|
|
return 0;
|
|
}
|