mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
6d82517836
Now that new SPI NOR layer uses stateless 4 byte opcodes by default, don't enable SPI_FLASH_BAR. For SPI controllers that cannot support 4-byte addressing, (stm32_qspi.c, fsl_qspi.c, mtk_qspi.c, ich.c, renesas_rpc_spi.c) add an imply clause to enable SPI_FLASH_BAR so as to not break functionality. Signed-off-by: Vignesh R <vigneshr@ti.com> Tested-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com> Tested-by: Stefan Roese <sr@denx.de> Tested-by: Horatiu Vultur <horatiu.vultur@microchip.com> Reviewed-by: Jagan Teki <jagan@openedev.com> Tested-by: Jagan Teki <jagan@amarulasolutions.com> #zynq-microzed
49 lines
1.2 KiB
Text
49 lines
1.2 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_ZYNQ=y
|
|
CONFIG_SYS_TEXT_BASE=0x4000000
|
|
CONFIG_SPL=y
|
|
CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM013"
|
|
CONFIG_SPL_STACK_R_ADDR=0x200000
|
|
# CONFIG_SPL_FS_FAT is not set
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_SIGNATURE=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_IMAGE_FORMAT_LEGACY=y
|
|
CONFIG_BOOTCOMMAND="run $modeboot || run distro_bootcmd"
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SPL_OS_BOOT=y
|
|
CONFIG_SPL_SPI_LOAD=y
|
|
CONFIG_SYS_PROMPT="Zynq> "
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_FPGA_LOADBP=y
|
|
CONFIG_CMD_FPGA_LOADFS=y
|
|
CONFIG_CMD_FPGA_LOADMK=y
|
|
CONFIG_CMD_FPGA_LOADP=y
|
|
CONFIG_CMD_GPIO=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_TFTPPUT=y
|
|
CONFIG_CMD_CACHE=y
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm013"
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_BLK=y
|
|
CONFIG_FPGA_XILINX=y
|
|
CONFIG_FPGA_ZYNQPL=y
|
|
CONFIG_DM_GPIO=y
|
|
# CONFIG_MMC is not set
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_ISSI=y
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_XILINX=y
|
|
CONFIG_MII=y
|
|
CONFIG_ZYNQ_GEM=y
|
|
CONFIG_ZYNQ_SERIAL=y
|
|
CONFIG_ZYNQ_QSPI=y
|